

Agilent N5393C PCI Express Automated Test Application

Compliance Testing Methods of Implementation



Agilent Technologies

Notices

© Agilent Technologies, Inc. 2004-2010

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

Manual Part Number

Version 03.00.0000

Edition

Seventh edition, December 2010

Available in electronic format only

Agilent Technologies, Inc. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

Warranty

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

Technology Licenses

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

Restricted Rights Legend

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

Safety Notices

CAUTION

A **CAUTION** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a **CAUTION** notice until the indicated conditions are fully understood and met.

WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

PCI Express Automated Testing—At A Glance

The Agilent N5393C PCI Express Automated Test Application helps you verify PCI Express device under test (DUT) compliance to specifications with the Agilent 90000X Infinium digital storage oscilloscope. The PCI Express Automated Test Application:

- Lets you select individual or multiple tests to run.
- Lets you identify the device being tested and its configuration.
- Shows you how to make oscilloscope connections to the device under test.
- Automatically checks for proper oscilloscope configuration.
- Automatically sets up the oscilloscope for each test.
- Provides detailed information for each test that has been run and lets you specify the thresholds at which marginal or critical warnings appear.
- Creates a printable HTML report of the tests that have been run.

NOTE The tests performed by the PCI Express Automated Test Application are intended to provide a quick check of the electrical health of the DUT. This testing is not a replacement for an exhaustive test validation plan.

Required Equipment and Software

In order to run the PCI Express automated tests, you need the following equipment and software:

- N5393C PCI Express Automated Test Application software.
- 90000X series Infiniium Digital Storage Oscilloscope
- E2688A Serial Data Analysis and Clock Recovery software.
- Probes and/or test fixtures. For more information on the specific probes and test fixtures required, refer to the chapters that describe tests.
- N5380A Hi-BW differential SMA probe heads.
- Keyboard, qty = 1, (provided with the Agilent 90000X oscilloscope).
- Mouse, qty = 1, (provided with the Agilent 90000X oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, qty = 2 (provided with the Agilent 90000X oscilloscope).
- 50-ohm Coax Cable with SMA Male Connectors 24-inch or less RG-316/U or similar, qty = 2, matched length.

In This Book

This manual describes the tests that are performed by the PCI Express Automated Test Application in more detail; it contains information from (and refers to) the Base Specification, Card Electromechanical Specification, and ExpressCard Standard, and it describes how the tests are performed.

This manual is divided to several sections:

- Part I, "Introduction" covers the software and license installation and test preparation guide.
- Part II, "PCI Express Version 1.0a" covers the tests and Method of Implementation of PCI Express version 1.0a.
- Part III, "PCI Express Version 1.1" covers the tests and Method of Implementation of PCI Express version 1.1.
- Part IV, "2.5 GT/s PCI Express Version 2.0" covers the tests and Method of Implementation of 2.5 GT/s PCI Express version 2.0.
- Part V, "5.0 GT/s PCI Express Version 2.0" covers the tests and Method of Implementation of 5.0 GT/s PCI Express version 2.0.
- Part VI, "ExpressCard 1.0" covers the tests and Method of Implementation of ExpressCard version 1.0.
- Part VII, "PCI Express Version 3.0" covers the tests and Method of Implementation of PCI Express version 3.0.
- Part VIII, "Appendices" covers oscilloscope calibration, channel de-skew calibration and probe information.

The chapters in this book are:

- Chapter 1, "Installing the PCI Express Automated Test Application" shows how to install and license the automated test application software (if it was purchased separately).
- Chapter 2, "Preparing to Take Measurements" shows how to start the PCI Express Automated Test Application and gives a brief overview of how it is used.
- Chapter 3, "Transmitter (Tx) Tests, PCI-E 1.0a, Full Power" contains more information on the PCI Express version 1.0a transmitter tests.
- Chapter 4, "Transmitter (Tx) Tests, PCI-E 1.0a, Low Power" contains more information on the PCI Express version 1.0a transmitter tests.
- Chapter 5, "Receiver (Rx) Tests, PCI-E 1.0a" contains more information on the PCI Express version 1.0a receiver tests.
- Chapter 6, "Add-In Card (Tx) Tests, PCI-E 1.0a" contains more information on the PCI Express version 1.0a add-in card tests.
- Chapter 7, "System Board (Tx) Tests, PCI-E 1.0a" contains more information on the PCI Express version 1.0a system board tests.

- Chapter 8, "Reference Clock Tests, PCI-E 1.1" contains more information on the PCI Express version 1.1 reference clock tests.
- Chapter 9, "Transmitter (Tx) Tests, PCI-E 1.1, Full Power" contains more information on the PCI Express version 1.1 transmitter tests.
- Chapter 10, "Transmitter (Tx) Tests, PCI-E 1.1, Low Power" contains more information on the PCI Express version 1.1 transmitter tests.
- Chapter 11, "Receiver (Rx) Tests, PCI-E 1.1" contains more information on the PCI Express version 1.1 receiver tests.
- Chapter 12, "Add-In Card (Tx) Tests, PCI-E 1.1" contains more information on the PCI Express version 1.1 add-in card tests.
- Chapter 13, "System Board (Tx) Tests, PCI-E 1.1" contains more information on the PCI Express version 1.1 system board tests.
- Chapter 14, "Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Full Power" contains more information on the PCI Express version 2.0, 2.5 GT/s transmitter tests.
- Chapter 15, "Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Low Power" contains more information on the PCI Express version 2.0, 2.5 GT/s transmitter tests.
- Chapter 16, "Receiver (Rx) Tests, 2.5 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 2.5 GT/s receiver tests.
- Chapter 17, "Add-In Card (Tx) Tests, 2.5 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 2.5 GT/s add-in card tests.
- Chapter 18, "System Board (Tx) Tests, 2.5 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 2.5 GT/s system board tests.
- Chapter 19, "Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 5.0 GT/s transmitter tests.
- Chapter 20, "Receiver (Rx) Tests, 5.0 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 5.0 GT/s receiver tests.
- Chapter 21, "Add-In Card (Tx) Tests, 5.0 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 5.0 GT/s add-in card tests.
- Chapter 22, "System Board (Tx) Tests, 5.0 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 5.0 GT/s system board tests.
- Chapter 23, "Reference Clock Tests, 5.0 GT/s, PCI-E 2.0" contains more information on the PCI Express version 2.0, 5.0 GT/s reference clock tests.
- Chapter 24, "ExpressCard Tests" contains more information on the ExpressCard version 1.0 module and host tests.
- Chapter 25, "Transmitter (Tx) Tests, PCI-E 3.0" contains more information on the PCI Express version 3.0 transmitter tests.

- Chapter 26, "Reference Clock Tests, PCI-E 3.0" contains more information on the PCI Express version 3.0 reference clock tests.
- Appendix A, "Calibrating the Digital Storage Oscilloscope" describes how to calibrate the oscilloscope in preparation for running the PCI Express automated tests.
- Appendix B, "InfiniiMax Probing Options" describes the probe amplifier and probe head recommendations for PCI Express testing.
- Appendix C, "INF_SMA_Deskew.set Setup File Details" describes a setup used when performing channel de-skew calibration.
- **See Also** The PCI Express Automated Test Application's online help, which describes:
 - Starting the PCI Express Automated Test Application.
 - Creating or opening a test project.
 - Setting up the PCI Express test environment.
 - Selecting tests.
 - Configuring selected tests.
 - Connecting the oscilloscope to the DUT.
 - Running tests.
 - Viewing test results.
 - Viewing/printing the HTML test report.
 - Saving test projects.
 - Controlling the application via a remote PC.

Contents

PCI Express Automated Testing—At A Glance 3 Required Equipment and Software 3 In This Book 4

Part I Introduction

1 Installing the PCI Express Automated Test Application

Installing the Software 21 Installing the License Key 21

2 Preparing to Take Measurements

Calibrating the Oscilloscope 23

 Starting the PCI Express Automated Test Application
 24

 Online Help Topics
 25

Clock Recovery and Analysis (Applicable to PCI Express 1.0a Only) 27

Part II PCI Express Version 1.0a

3 Transmitter (Tx) Tests, PCI-E 1.0a, Full Power

Probing the Link for Tx Compliance32Single-Ended SMA Probing (Ch1) and (Ch3)33Single-Ended Probing (Ch1) and (Ch3)34Differential Probing (Ch2)35

Tx Compliance Test Load 36

Running Signal Quality Tests 36

Tx, Unit Interval 37

Tx, Template Tests 38

Tx, Median to Max Jitter 40

Tx, Eye-Width 41

Tx, Peak Differential Output Voltage 43

Tx, Rise/Fall Time 44

Tx, Deemphasized Voltage Ratio 46

Running Common Mode Voltage Tests 48

Tx, RMS AC Peak Common Mode Output Voltage 48

Tx, Avg DC Common Mode Output Voltage 50

Tx, DC Common Mode Line Delta 51

Tx, DC Common Mode Output Voltage Variation 52

4 Transmitter (Tx) Tests, PCI-E 1.0a, Low Power

Probing the Link for Tx Compliance 57 **Tx Compliance Test Load** 57 **Running Signal Quality Tests** 57 Tx, Unit Interval 57 Tx, Template Tests (Low Power) 58 Tx, Median to Max Jitter (Low Power) 59 Tx, Eye-Width (Low Power) 59 Tx, Peak Differential Output Voltage (Low Power) 59 Tx, Rise/Fall Time 59

Running Common Mode Voltage Tests 60

5 Receiver (Rx) Tests, PCI-E 1.0a

Probing the Link for Rx Compliance 62 Single-Ended Probing (Ch1) and (Ch3) 63 Differential Probing (Ch2) 64 **Running Receiver Tests** 65 Unit Interval 65 **Template Test** 66 Median to Max Jitter 67 68 Eye-Width

Peak Differential Output Voltage70AC Peak Common Mode Input Voltage71

6 Add-In Card (Tx) Tests, PCI-E 1.0a

Probing the Link for Add-In Card Compliance 74 Connecting the Signal Quality Load Board for Add-in Card Testing 74 **Running Add-In Card Tests** 77 Unit Interval 77 **Template Tests** 78 Median to Max Jitter 79 Eve-Width 81 Peak Differential Output Voltage 82

7 System Board (Tx) Tests, PCI-E 1.0a

Probing the Link for System Board Compliance 85 Connecting the Signal Quality Load Board for System/Motherboard Testing 85

Running System Board Tests 87 Unit Interval 88 **Template Tests** 89 Median to Max Jitter 90 Eye-Width 92 Peak Differential Output Voltage 93

Part III PCI Express Version 1.1

8 Reference Clock Tests, PCI-E 1.1

Probing the Link for Reference Clock Compliance 98 Single-Ended SMA Probing 99 Single-Ended Probing 100 **Differential Probing** 101

Reference Clock Measurement Point 102

Running Reference Clock Tests 102 Phase Jitter 103 **Rising Edge Rate** 105 107 Falling Edge Rate **Differential Input High Voltage** 108 **Differential Input Low Voltage** 109 Average Clock Period 110 Duty Cycle 112

9 Transmitter (Tx) Tests, PCI-E 1.1, Full Power

Probing the Link for Tx Compliance 114 Single-Ended SMA Probing 115 Single-Ended Probing 116 **Differential Probing** 117 **Tx Compliance Test Load**

118

Running Signal Quality Tests 118 Unit Interval 120 **Template Tests** 121 Median to Max Jitter 123 Eye-Width 125 Peak Differential Output Voltage 127 Rise/Fall Time 128 **De-emphasized Voltage Ratio** 130 **Running Common Mode Voltage Tests** 131 RMS AC Peak Common Mode Output Voltage 132 Avg DC Common Mode Output Voltage 134 DC Common Mode Line Delta 136 DC Common Mode Output Voltage Variation 137

10 Transmitter (Tx) Tests, PCI-E 1.1, Low Power

Probing the Link for Tx Compliance 141 **Tx Compliance Test Load** 141 **Running Signal Quality Tests** 141 Unit Interval 141 Template Tests (Low Power) 142 Median to Max Jitter (Low Power) 143 Eye-Width (Low Power) 143 Peak Differential Output Voltage (Low Power) 143 Rise/Fall Time 143

Running Common Mode Voltage Tests 144

11 Receiver (Rx) Tests, PCI-E 1.1

Probing the Link for Rx Compliance 146 Single-Ended Probing 146 **Differential Probing** 147 **Running Receiver Tests** 149 Unit Interval 149 **Template Test** 150 Median to Max Jitter 151 Eye-Width 152 Peak Differential Output Voltage 154 AC Peak Common Mode Input Voltage 155

12 Add-In Card (Tx) Tests, PCI-E 1.1

Probing the Link for Add-In Card Compliance 158

Connecting the Signal Quality Load Board for Add-in Card Testing 158

Running Add-In Card Tests 161

Unit Interval 162 Template Tests 164 Median to Max Jitter 166 Eye-Width 167 Peak Differential Output Voltage 169

13 System Board (Tx) Tests, PCI-E 1.1

Probing the Link for System Board Compliance 172 Connecting the Signal Quality Load Board for System/Motherboard Testing 172

Running System Board Tests 174 Unit Interval 175 Template Tests 176 Median to Max Jitter 178 Eye-Width 179

Peak Differential Output Voltage 180

Part IV 2.5 GT/s PCI Express Version 2.0

14 Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Full Power

Probing the Link for Tx Compliance 186 Single-Ended SMA Probing 187 Single-Ended Probing 188 **Differential Probing** 189 Tx Compliance Test Load 190 **Running Signal Quality Tests** 190 Tx, Unit Interval 192 Tx, Template Tests 193 Tx, Median to Max Jitter 194 Tx, Eye-Width 196 Tx, Peak Differential Output Voltage 198 Tx, Rise/Fall Time 199 Tx, De-emphasized Voltage Ratio 201

Running Common Mode Voltage Tests 203 Tx, RMS AC Peak Common Mode Output Voltage Tx, Avg DC Common Mode Output Voltage 205 Tx, DC Common Mode Line Delta 206 Tx, DC Common Mode Output Voltage Variation

204

207

15 Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Low Power

Probing the Link for Tx Compliance 211 Tx Compliance Test Load 211 **Running Signal Quality Tests** 211 Tx, Unit Interval 211 Tx, Template Tests (Low Power) 212 Tx, Median to Max Jitter (Low Power) 212 Tx, Eye-Width (Low Power) 212 Tx, Peak Differential Output Voltage (Low Power) 213 Tx, Rise/Fall Time 213

Running Common Mode Voltage Tests 214

16 Receiver (Rx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for Rx Compliance 216 Single-Ended Probing 216 **Differential Probing** 217 **Running Receiver Tests** 219 Rx, Unit Interval 219 Rx, Template Test 220 Rx, Median to Max Jitter 221 Rx, Eye-Width 222 Rx, Peak Differential Output Voltage 224 Rx, AC Peak Common Mode Input Voltage 225

17 Add-In Card (Tx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for Add-In Card Compliance 228 Connecting the Signal Quality Load Board for Add-in Card Testing 228 **Running Add-In Card Tests** 231 Add-In Card Tx, Unit Interval 232 Add-In Card Tx, Template Tests 233 Add-In Card Tx, Median to Max Jitter 234 Add-In Card Tx, Eye-Width 235 Add-In Card Tx, Peak Differential Output Voltage 236

18 System Board (Tx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for System Board Compliance 240

Connecting the Signal Quality Load Board for System/Motherboard Testing 240

Running System Board Tests 242

System Board Tx, Unit Interval243System Board Tx, Template Tests244Median to Max Jitter246Eye-Width247

Part V 5.0 GT/s PCI Express Version 2.0

19 Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Tx Compliance 254 Single-Ended SMA Probing (Ch1) and (Ch3) 255 Single-Ended Probing (Ch1) and (Ch3) 256 Differential Probing (Ch2) 257 **Tx Compliance Test Load** 258 **Running Tx Tests** 258 Tx, Unit Interval 259 Tx, Rise/Fall Time 261 Tx, De-emphasized Voltage Ratio 265 Tx, Average DC Common Mode Output Voltage 267 Tx, DC Common Mode Line Delta 269 Tx, Deterministic Jitter > 1.5 MHz 270 Tx, RMS Jitter < 1.5 MHz 273 Tx, Template Tests 275 Tx, Eye Width 277 Tx, Peak Differential Output Voltage 279

20 Receiver (Rx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Rx Compliance284Single-Ended Probing (Ch1) and (Ch3)285Differential Probing (Ch2)286

Running Receiver Tests 287 Rx, Unit Interval (Data Clocked, Common Refclk) 287 Rx, Template Test 289 Rx, Peak Differential Output Voltage 291 Rx, RMS Random Jitter 293 Rx, Maximum Deterministic Jitter 296 Rx, Total Jitter at BER-12 298

21 Add-In Card (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Add-In Card Compliance 302 Connecting the Compliance Base Board for Add-in Card Testing 302 **Running Add-In Card Tests** 305 Add-In Card Tx, Unit Interval 305 Add-In Card Tx, Template Tests 307 Add-In Card Tx, Peak Differential Output Voltage 310 Add-In Card Tx, Eye-Width 313 Add-In Card Tx, RMS Random Jitter 316 Add-In Card Tx, Maximum Deterministic Jitter 318 Add-In Card Tx, Total Jitter at BER-12 320

22 System Board (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for System Board Compliance 323 Connecting the Signal Quality Load Board for System/Motherboard Testing 323 **Running System Board Tests** 325 System Board Tx, Unit Interval 325 System Board Tx, Template Tests 327 System Board Tx, Peak Differential Output Voltage 330 System Board Tx, Eye-Width 333 System Board Tx, RMS Random Jitter 335 System Board Tx, Maximum Deterministic Jitter 338 System Board Tx, Total Jitter at BER-12 340

23 Reference Clock Tests, 5.0 GT/s, PCI-E 2.0

Reference Clock Architectures344Common Clock Architecture344Data Clock Architecture345

Probing the Link for Reference Clock Compliance 346 Single-Ended SMA Probing 348 Single-Ended Probing 349 **Differential Probing** 350 **Reference Clock Measurement Point** 351 **Running Reference Clock Tests** 351 Reference Clock, High Frequency >1.5 MHz RMS Jitter (Common Clk) 352 Reference Clock, SSC Residual (Common Clk) 354 Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Common Clk) 355 Reference Clock, SSC Deviation (Common Clk) 357 Reference Clock, Maximum SSC Slew Rate (Common Clk) 358 Reference Clock, High Frequency >1.5 MHz RMS Jitter (Data Clk) 359 Reference Clock, Full SSC Modulation (Data Clk) 360 Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Data Clk) 362 Reference Clock, SSC Deviation (Data Clk) 363 Reference Clock, Maximum SSC Slew Rate (Data Clk) 364

Part VI ExpressCard 1.0

24 ExpressCard Tests

ExpressCard Module Tx Tests 369 Probing the Link for ExpressCard Module Compliance 369 Running ExpressCard Module Tx Tests 369 ExpressCard Module Tx, Unit Interval 370 ExpressCard Module Tx, Template Tests 371 ExpressCard Module Tx, Median to Max Jitter 373 ExpressCard Module Tx, Eye-Width 374 ExpressCard Module Tx, Peak Differential Output Voltage 376 ExpressCard Host Tx Tests 377 Probing the Link for ExpressCard Host Compliance 377 Running ExpressCard Host Tx Tests 377 ExpressCard Host Tx, Unit Interval 378 ExpressCard Host Tx, Template Tests 379 ExpressCard Host Tx, Median to Max Jitter 381 ExpressCard Host Tx, Eye-Width 382 ExpressCard Host Tx, Peak Differential Output Voltage 384

Part VII PCI Express Version 3.0

25 Transmitter (Tx) Tests, PCI-E 3.0

Probing the Link for Tx Compliance 390 Single-Ended SMA Probing (Ch1) and (Ch3) 391 Single-Ended Probing (Ch1) and (Ch3) 392 **Differential Probing (Ch2)** 393 **Tx Compliance Test Load** 394 Running Tx Tests 394 395 Tx, Unit Interval Tx, Full Swing Tx Voltage with no TxEQ 397 Tx, Reduced Swing Tx Voltage with no TxEQ 399 Tx, Min Swing During EIEOS for Full Swing 401 404 Tx, Min Swing During EIEOS for Reduced Swing Tx, Uncorrelated Total Jitter 406 Tx, Uncorrelated Deterministic Jitter 408 Tx, Total Uncorrelated PWJ (Pulse Width Jitter) 409 Tx, Deterministic DjDD Uncorrelated PWJ (Pulse Width Jitter) 411 Tx, Data Dependent Jitter 412 Tx, Pseudo Package Loss 414 Tx, DC Common-Mode Voltage 416 Tx, AC Common-Mode Voltage (4 GHz LPF) 417 Tx, AC Common-Mode Voltage (30 kHz to 500 MHz) 419 Tx, Absolute Delta of DC Common-Mode Voltage Between D+ and D-420 Tx, Absolute Delta of DC Common-Mode Voltage During L0 and Idle 421 Tx, Preset #1 Measurement (P1), De-emphasis 422 Tx, Preset #0 Measurement (P0), De-emphasis 425 Tx, Preset #9 Measurement (P9), Preshoot 427 429 Tx, Preset #8 Measurement (P8), De-emphasis Tx, Preset #8 Measurement (P8), Preshoot 432 Tx, Preset #7 Measurement (P7), De-emphasis 434 Tx, Preset #7 Measurement (P7), Preshoot 436 Tx, Preset #5 Measurement (P5), Preshoot 438 Tx, Preset #6 Measurement (P6), Preshoot 440 Tx, Preset #3 Measurement (P3), De-emphasis 442 Tx, Preset #2 Measurement (P2), De-emphasis 445 Tx, Preset #10 Measurement (P10), De-emphasis 447

26 Reference Clock Tests, PCI-E 3.0

Reference Clock Architectures 452 **Common Clock Architecture** 452 Data Clock Architecture 453 Probing the Link for Reference Clock Compliance 453 Single-Ended SMA Probing 455 Single-Ended Probing 456 **Differential Probing** 457 **Reference Clock Measurement Point** 458 **Running Reference Clock Tests** 458 Reference Clock, Clock Frequency (Common Clk) 459 Reference Clock, RMS Jitter (Common Clk) 460 Reference Clock, SSC Frequency Range (Common Clk) 461 Reference Clock, SSC Deviation (Common Clk) 462 Reference Clock, Clock Frequency (Data Clk) 463 Reference Clock, RMS Jitter (Data Clk) 464 Reference Clock, SSC Frequency Range (Data Clk) 465 Reference Clock, SSC Deviation (Data Clk) 466


Part VIII Appendices

A Calibrating the Digital Storage Oscilloscope

Required Equipment for Calibration470Internal Calibration471Cable and Probe Calibration477Channel-to-Channel De-skew486

- **B** InfiniiMax Probing Options
- C INF_SMA_Deskew.set Setup File Details


Index



Part I Introduction



Part I



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Installing the PCI Express Automated Test Application

Installing the Software 21 Installing the License Key 21

If you purchased the N5393C PCI Express Automated Test Application separately, you need to install the software and license key.

Installing the Software

- 1 To obtain the PCI Express Automated Test Application, go to Agilent website: <u>http://www.agilent.com/find/N5393C</u>
- **2** The link for PCI Express Automated Test Application will appear. Double-click on it and follow the instructions to download and install the application software.

Be sure to accept the installation of the .NET Framework software; it is required in order to run the PCI Express Automated Test Application.

Installing the License Key


1 Request a license code from Agilent by following the instructions on the Entitlement Certificate.

You will need the oscillocope's "Option ID Number", which you can find in the **Help>About Infinium...** dialog.

- 2 After you receive your license code from Agilent, choose Utilities>Install Option License....
- **3** In the Install Option License dialog, enter your license code and click **Install License**.
- **4** Click **OK** in the dialog that tells you to restart the Infiniium oscilloscope application software to complete the license installation.
- 5 Click Close to close the Install Option License dialog.
- 6 Choose File>Exit.
- **7** Restart the Infiniium oscilloscope application software to complete the license installation.



1 Installing the PCI Express Automated Test Application



2

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Preparing to Take Measurements

Calibrating the Oscilloscope 23 Starting the PCI Express Automated Test Application 24 Clock Recovery and Analysis (Applicable to PCI Express 1.0a Only) 27

Before running the PCI Express automated tests, you should calibrate the oscilloscope. After the oscilloscope has been calibrated, you are ready to start the PCI Express Automated Test Application and perform measurements.

Calibrating the Oscilloscope

If you haven't already calibrated the oscilloscope, see Appendix A, "Calibrating the Digital Storage Oscilloscope".

NOTE

If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.


NOTE If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration and channel de-skew calibration again. Agilent recommends that, once calibration is performed, you label the cables with the channel they were calibrated for.



2 Preparing to Take Measurements

Starting the PCI Express Automated Test Application

1 From the Infiniium oscilloscope's main menu, choose Analyze>Automated Test Apps>PCI Express.



sk Flow Set Up Select Te	sts Configure Connect Run Tests Results	Html Report
Set Up Set Up C PCIE 1.0a C PCIE 1.0a C PCIE 1.0a C PCIE 2.0 C Express Ca C PCIE 3.0 Device 1D: Device 1	ard 1.0	Test Information Reference Clock ☐ SSC ☑ Clean Clock De-Emphasis Mode ⓒ -3.5 dB ⓒ -6.0 dB Power Level ⓒ Full
onnect	Use saved waveform	C Half Data Rate C 2.5 GT/s © 5.0 GT/s
Test Report User Comments		

Figure 1 The PCI Express Automated Test Application

NOTE

If PCI Express does not appear in the Automated Test Apps menu, the PCI Express Automated Test Application has not been installed (see Chapter 1, "Installing the PCI Express Automated Test Application"). Figure 1 shows the PCI Express Automated Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Set Up	Lets you identify and set up the test environment, including information about the device under test.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you configure the test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
HTML Report	Shows a compliance test report that can be printed.

Online Help Topics

For information on using the PCI Express Automated Test Application, see its online help (which you can access by choosing Help>Contents... from the application's main menu).

The PCI Express Automated Test Application's online help describes:

- Starting the PCI Express Automated Test Application.
 - To view or minimize the task flow pane.
 - To view or hide the toolbar.
- Creating or opening a test project.
- Setting up the test environment.
 - To set up InfiniiSim.
 - To load saved waveforms.
- Selecting tests.

2 Preparing to Take Measurements


- Configuring selected tests.
- Connecting the oscilloscope to the Device Under Test (DUT).
- Running tests.
 - To select the "store mode".
 - To run multiple times.
 - To send email on pauses or stops.
 - To specify the event.
 - To set the display preferences.
 - To set the run preferences.
- Viewing test results.
 - To delete trials from the results.
 - To show reference images and flash mask hits.
 - To change margin thresholds.
 - To change the test display order.
 - To set trial display preferences.
- Viewing/exporting/printing the HTML test report.
 - To export the report.
 - To print the report.
- Saving test projects.
 - To set AutoRecovery preferences.
- Controlling the application via a remote PC.
 - To check for the App Remote license.
 - To identify the remote interface version.
 - To enable the remote interface.
 - To enable remote interface hints.
- Using a second monitor.

Clock Recovery and Analysis (Applicable to PCI Express 1.0a Only)

As described in Section 4.3.3.1 of the Base Specification, the following methodology is used to define the data set for all PCI Express eye and jitter measurements.

- The clock recovery window is 3500 consecutive Unit Intervals and the Mean of the UIs is used as the reference clock. The first 3500 UIs in the acquisition are used.
- An analysis window is established to be 250 bits centered in the 3500 UI clock recovery window. The mask is placed based on the median of the 250 bit analysis window.
- If there are enough data points in the record, the clock recovery window is advanced by 100 UI, a new mean UI is computed, and analysis is repeated over the middle 250 UI. This process is repeated until the advancing clock recovery window passes the end of the data record.

2 Preparing to Take Measurements



Part II PCI Express Version 1.0a



Part II



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Transmitter (Tx) Tests, PCI-E 1.0a, Full Power

Probing the Link for Tx Compliance 32 Tx Compliance Test Load 36 Running Signal Quality Tests 36 Running Common Mode Voltage Tests 48

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



3 Transmitter (Tx) Tests, PCI-E 1.0a, Full Power

Probing the Link for Tx Compliance

Transmitter tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the transmitter link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the Ch1 and Ch3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the Ch1 and Ch3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the Ch2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Base Specification) will be transmitted.

	Probing Configurations			Captured Waveforms	
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode
DUT Connection	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes
	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes
	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No

Table 1 Probing Options for Transmitter Testing

Single-Ended SMA Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 2 Single-Ended SMA Probing

Single-Ended Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

Place single-ended grounds as close to the signal line's reference ground as possible.




Figure 3 Single-Ended Probing

Differential Probing (Ch2)

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 4 Differential Probing

3 Transmitter (Tx) Tests, PCI-E 1.0a, Full Power

Tx Compliance Test Load

The compliance test load for driver compliance is shown in Figure 4-25 (Base Specification)






Figure 5 Driver Compliance Test Load.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.





Tx, Unit Interval

Table 2UI from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be +/-300 ppm.
- UI does not account for SSC dictated variations.
- UI is defined in Table 4-5 (Base Specification).
- UI Characteristics are Maximum UI =400.12 ps and Minimum UI = 399.88ps.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Unit Interval".

PASS Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the current 3500 UI clock recovery window.

p indicates the pth 3500 UI clock recovery window advanced from the beginning of the data by p*100 UI, as described below.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test Name	Reference	PCI-SIG Assertions			
Unit Interval	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.3#2			


 Table 3
 Unit Interval Test References

Tx, Template Tests

See Section 4.3.3.1 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

- The TX eye diagram in Figure 4-24 (Base Specification) is specified using the passive compliance/test measurement load in place of any real PCI Express interconnect + RX component.
- There are two eye diagrams that must be met for the Transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.






Table 4 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express Base Specification, Rev 1.0a, Section 4.3.3.1, Figure 4-26	PHY.3.3#1

Tx, Median to Max Jitter

 Table 5
 T_{TX-EYE-MEDIAN-to-MAX-JITTER} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-EYE} -MEDIAN-to-MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.			0.15 UI

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used to calculate the TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX}$ = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The

 $T_{TX\text{-}EYE\text{-}MEDIAN\text{-}to\text{-}MAX\text{-}JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median.) is defined in Table 4-5 (Base Specification).

Limits

Maximum = 0.15 UI

Pass Condition

0.15 UI > $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

 Table 6
 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.3#4

Tx, Eye-Width

Table 7TTABLE 7T	Table 4-5 of the	Base Specification.
--	------------------	---------------------

Symbol	Parameter	Min	Nom	Max
T _{TX-EYE}	Minimum TX Eye Width	0.70 UI		

Test Definition Notes from the Specification

• The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI.

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A $T_{TX-EYE} = 0.70$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.30$ UI for the Transmitter collected over any 250 consecutive TX UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

- T_{TX-EYE} (Minimum TX Eye Width) is defined in Table 4-5 (Base Specification).

Limits

Minimum = 0.70 UI and the Pass Condition is 0.70 UI < T_{TX-EYE} .

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Eye-Width".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured minimum horizontal eye opening at the zero reference level as shown in the eye diagram.

 $T_{EYE-WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$

Where:

UI_{AVG} is the average UI.

 TIE_{Pk-Pk} is the Peak-Peak TIE.

Table 8 Eye-Width Test References

Test Name Reference		PCI-SIG Assertions	
Eye-Width	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.3#9	

Tx, Peak Differential Output Voltage

Table 9	V _{TX-DIFFp-p} fi	om Table	4-5 of the	Base S	pecification.
---------	----------------------------	----------	------------	--------	---------------

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.80 V		1.2 V

Test Definition Notes from the Specification

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Peak Differential Output Voltage".

PASS Condition

 $0.8 \text{ V} \le V_{\text{TX-DIFF-p-p}} \le 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic of the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2^*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.

V_{DIFF} is the Differential Voltage signal.

Table 10 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.2#2

Tx, Rise/Fall Time

 Table 11
 T_{TX-RISE}, T_{TX-FALL} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-RISE} , T _{TX-FALL}	D+/D- TX Output Rise/Fall Time	0.125UI		

Test Definition Notes from the Specification

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance (Base Specification).
- Measured between 20-80% at Transmitter package pins into a test load as shown in Figure 4-25 for both $V_{TX\text{-}D\text{+}}$ and $V_{TX\text{-}D\text{-}}.$
- T_{TX-RISE}, T_{TX-FALL} (D+/D- TX Output Rise/Fall Time) is defined in Table 4-5 (Base Specification).

Limits

Minimum = 0.125 UI and the Pass Condition is 0.125 UI < $T_{TX\text{-}RISE},$ $T_{TX\text{-}FALL}.$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Rise/Fall Time".

Measurement Algorithms

Rise/Fall time is limited to only rising or falling edges of consecutive transitions for transmitter measurements. Rise/Fall Time is taken independently on each single ended waveform sources when you use two single ended probes or two SMA cables as the signal source. Differential signal Rise/Fall Time show up when you select Differential probe type.

Rise Time. The Rise Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the rising edge of the waveform.

 $t_{RISE}(n) = t_{HI+}(i) - t_{LO+}(j)$

Where:

t_{RISE} is a Rise Time measurement.

 t_{HI+} is a set of t_{HI} for rising edges only.

 $t_{\rm LO^+}$ is a set of $t_{\rm LO}$ for rising edges only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO^+}$ and $t_{\rm HI^+}$

n is the index of rising edges in the waveform.

Rise Time for $v_{D+}(t)$ is as follows:

 $t_{D+RISE}(n) = t_{D+HI+}(i) - t_{D+LO+}(j)$

and for $v_{D-}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Fall Time. The Fall Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the falling edge of the waveform.

 $t_{FALL}(n) = t_{LO-}(i) - t_{HI-}(j)$

Where:

t_{FALL} is a Fall Time measurement.

 $t_{\rm HI-}$ is set of $t_{\rm HI}$ for falling edge only.

 t_{LO-} is set of t_{LO} for falling edge only.

i and j are indexes for nearest adjacent pairs of t_{LO-} and t_{HI-} .

n is the index of falling edges in the waveform.

Fall Time for $v_{D+}(t)$ is as follows:

 $t_{D+FALL}(n) = t_{D+LO-}(i) - t_{D+HI-}(j)$

and for $v_{D-}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Table 12 Rise/Falltime Test References

Test Name	Reference	PCI-SIG Assertions
Rise/Falltime	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.3#3

Tx, Deemphasized Voltage Ratio

Symbol	Parameter	Min	Nom	Max
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0 dB	-3.5 dB	-4.0 dB

 Table 13
 V_{TX-DF-BATIO} from Table 4-5 of the Base Specification.

Test Definition Notes from the Specification

- This is the ratio of the $V_{TX\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TX\text{-}DIFFp\text{-}p}$ of the first bit after a transition.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) in the serial data standard and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- $V_{TX-DE-RATIO}$ (De-Emphasized Differential Output Voltage (Ratio)) is defined in Table 4-5 (Base Specification).

Limits

Minimum = -4.0 dB and Maximum = -3.0 dB, and the Pass Condition is -4.0 dB < $V_{TX\text{-}DE\text{-}RATIO}$ < -3.0 dB.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 36, and select "Deemphasized Voltage Ratio".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The De-Emphasis measurement calculates the ratio of any non-transition eye voltage (2nd, 3rd, etc. eye voltage succeeding an edge) to its nearest preceding transition eye voltage (1st eye voltage succeeding an edge). In Figure 7, it is the ratio of the black voltages over the blue voltages. The results are given in dB.




Figure 8 DeEmphasis Measurement.

DEEM(m) =
$$dB\left(\frac{v_{\text{EYE-HI-NTRAN}}(m)}{v_{\text{EYE-HI-TRAN}}(n)}\right)$$

or

$$DEEM(m) = dB\left(\frac{v_{EYE-LO-NTRAN}(m)}{v_{EYE-LO-TRAN}(n)}\right)$$

Where:

 $v_{\mbox{\scriptsize EYE-HI-TRAN}}$ is the High voltage at mid UI following a positive transition.

 $v_{\mbox{EYE-LO-TRAN}}$ is the Low voltage at mid UI following a negative transition.

 $v_{\mbox{\scriptsize EYE-HI-NTRAN}}$ is the High voltage at mid UI following a positive transition bit.

 $v_{\mbox{EYE-LO-NTRAN}}$ is the Low voltage at mid UI following a negative transition bit.

m is the index for all non-transition UIs.

n is the index for the nearest transition UI preceding the UI specified by m.


Test References

Test Name	Reference	PCI-SIG Assertions
Deemphasized Voltage Ratio	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.2#1

Running Common Mode Voltage Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Common Mode Voltage" in the "Transmitter (Tx) Tests" group.

Select Tests Configure Connect Results Html Report
All PCI Express Tests Transmitter (Tx) Tests Signal Quality Common Mode Voltage Tx, RMS AC Peak Common Mode Output Voltage Tx, Avg DC Common Mode Output Voltage Tx, DC Common Mode Output Voltage Addrin Card (Tx) Tests System Board (Tx) Tests
Test: (None Selected) Configure
Description: (Select a Single Test)



Tx, RMS AC Peak Common Mode Output Voltage

Symbol	Parameter	Min	Nom	Max
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage			20 mV

Table 15VTX-CM-ACp from Table 4-5 of the Base Specification.

Test Definition Notes from the Specification

```
V_{\text{TX-CM-ACp}} = \text{RMS}(|V_{\text{TX-D+}} + V_{\text{TX-D-}}| \div 2 - V_{\text{TX-CM-DC}})V_{\text{TX-CM-DC}}
= DC<sub>(avg)</sub> of |V<sub>TX-D+</sub> + V<sub>TX-D-</sub>| ÷ 2
```

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- V_{TX-CM-ACp} (RMS AC Pk Common Mode Output Voltage) is defined in Table 4-5 (Base Specification).

Limits

Maximum = 20 mV and the Pass Condition is 20 mV > $V_{TX-CM-ACD}$.

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 48, and select "RMS AC Peak Common Mode Output Voltage".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 32).

Measurement Algorithm

AC CM RMS Voltage. The AC Common Mode RMS Voltage measurement calculates the RMS statistic of the Common Mode voltage waveform with the DC Value removed.

 $v_{AC-RMS-CM}(i) = RMS(v_{AC-M}(i))$

Where:

i is the index of all waveform values.

 $v_{AC\text{-}RMS\text{-}CM}$ is the RMS of the AC Common Mode voltage signal.

 v_{AC-M} is the AC Common Mode voltage signal.

Table 16 RMS AC Peak Common Mode Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
RMS AC Peak Common Mode Output Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.3#5

Tx, Avg DC Common Mode Output Voltage

Table 17	V _{TX-DC-CM} from	Table 4-5 of the	Base Specification.
----------	----------------------------	------------------	---------------------

Symbol	Parameter	Min	Nom	Max
V _{TX-DC-CM}	The TX DC Common Mode Voltage	0 V		3.6 V

Test Definition Notes from the Specification

The TX DC common mode voltage ($V_{TX-DC-CM}$) must be held at the same value during all states. The allowable range for $V_{TX-DC-CM}$ is 0 to 3.6 V (+/- 100mV).

Limits

0 V <= $V_{TX-DC-CM}$ <= 3.6 V

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 48, and select "Avg DC Common Mode Output Voltage".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 32).

Measurement Algorithm

The Avg DC Common Mode Voltage measurement computes the DC average of the common mode signal:

 $V_{TX-DC-CM} = DC_{(avg)}$ of $|V_{TX-D+} + V_{TX-D-}|/2$

NOTE

The base specification states that $V_{TX-DC-CM}$ must be held at the same value during all states. For complete validation, this measurement should be performed on the device in all states and the results compared.

Table 18 Avg DC Common Mode Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Avg DC Common Mode Output Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.1#12

Tx, DC Common Mode Line Delta

Table 19	VTX-CM-DC-LINF-DFLTA	from	Table 4-5 of the Bas	se Specification

Symbol	Parameter	Min	Nom	Max
V _{TX-CM-DC-LINE-DELTA}	Absolute Delta of DC Common Mode Voltage between D+ and D-	0 V		25 mV

Test Definition Notes from the Specification

 $\begin{aligned} |V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-}| &\leq 25 \text{ mV}, V_{TX-CM-DC-D+} \\ &= DC_{(avg)} \text{ of } |V_{TX-D+}|, V_{TX-CM-DC-D-} &= DC_{(avg)} \text{ of } |V_{TX-D-}| \end{aligned}$

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- $V_{TX-CM-DC-LINE-DELTA}$ (Absolute Delta of DC Common Mode Voltage between D+ and D-) Is defined in Table 4-5 (Base Specification).

Limits

 $V_{TX-CM-LINE-DELTA} < 25 mV$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 48, and select "DC Common Mode Line Delta".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 32).

Measurement Algorithm

 $V_{TX-CM-LINE-DELTA}$ is computed as the absolute value of the difference between the DC average of V_{TX-D+} and the DC average of V_{TX-D-}

 $V_{TX-CM-LINE-DELTA} = |V_{TX-CM-DC+} - V_{TX-CM-DC-D-}|$

Where:

 $V_{TX-CM-DC+}$ is the DC_(avg) of V_{TX-D+}

V_{TX-CM-DC-} is the DC_(avg) of V_{TX-D-}

Test References

Table 20 DC Common Mode Line Delta Test References

Test Name	Reference	PCI-SIG Assertions
DC Common Mode Line Delta	PCI Express Base Specification, Rev 1.0a, Table 4-5	PHY.3.1#26

Tx, DC Common Mode Output Voltage Variation

Test Definition Notes from the Specification

The TX DC common mode voltage ($V_{TX-DC-CM}$) must be held at the same value during all states. The allowable range for $V_{TX-DC-CM}$ is 0 to 3.6 V (+/- 100mV).

Limits

 $|V_{TX-DC-CM-VARIATION}| \le 100 \text{ mV}$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 48, and select "DC Common Mode Output Voltage Variation".

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 32).

Measurement Algorithm

The Tx DC Common Mode Output Voltage Variation measurement computes the worst case positive or negative excursion of the common mode signal from the average DC Common Mode Voltage $V_{TX-DC-CM}$

NOTE

 $V_{TX-DC-CM-VARIATION} = | Max(Max(V_{CM(i)}), Min(V_{CM(i)})) - V_{TX-DC-CM} |$

Where:

i is the index of all waveform values.


 V_{CM} is the common mode signal (V_{TX-D+} + V_{TX-D-})/2.

Test References

Table 21	DC Common	Mode Output	Voltage V	/ariation	Test References

Test Name	Reference	PCI-SIG Assertions
DC Common Mode Output Voltage Variation	PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.0RD, Section 4.1.6	PHY.3.1#12

Transmitter (Tx) Tests, PCI-E 1.0a, Full Power



4

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Transmitter (Tx) Tests, PCI-E 1.0a, Low Power

Probing the Link for Tx Compliance 57 Tx Compliance Test Load 57 Running Signal Quality Tests 57 Running Common Mode Voltage Tests 60

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

The Mobile Graphic Low Power Addendum to The PCIE Base Specification 1.0 describes the reduced power requirement of a transmitter on Mobile Platform. To meet low power requirement, a device must be compliant to the PCIE Base Specification 1.0a except for electrical specification in section 2.2 of the addendum. The addendum also states that a low power device does not implement de-emphasis.

PCIE 1.0a Low Power Transmitter Tests consist of all tests from PCIE 1.0 Full (Standard) Power Tests except de-emphasis tests. The following table shows all the PCIE 1.0a Low Power Tests:



Test Name	Remarks	See
Unit Interval	Same as Full Power	page 37.
Template Tests	Different	page 58.
Median to Max Jitter	Different	page 59.
Eye-Width	Different	page 59.
Peak Differential Output Voltage	Different	page 59.
Rise/Fall Time	Same as Full Power	page 44.
RMS AC Peak Common Mode Output Voltage	Same as Full Power	page 48.
Avg DC Common Mode Output Voltage	Same as Full Power	page 50.
DC Common Mode Output Voltage Variation	Same as Full Power	page 52.
DC Common Mode Line Delta	Same as Full Power	page 51.

 Table 22
 PCIE 1.0a Low Power Transmitter Tests

All the tests above remarked with "Same as Full Power" share the same Method of Implementation (MOI) with PCIE 1.0 Full Power (refer to the page numbers shown). The differences in the test method are described in this chapter.

Probing the Link for Tx Compliance

When performing low-power transmitter tests, probing is the same as for full-power tests. See "Probing the Link for Tx Compliance" on page 32.

Tx Compliance Test Load

When performing low-power transmitter tests, the compliance test load is the same as for full-power tests. See "Tx Compliance Test Load" on page 36.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.




Figure 10 Selecting Transmitter (Tx) Signal Quality Tests

Tx, Unit Interval

When performing low-power transmitter tests, the Tx Unit Interval test is the same as for full-power tests. See "Tx, Unit Interval" on page 37.

Tx, Template Tests (Low Power)

Test Definition/Reference

Mobile Graphics Low-Power Addendum to the PCI Express Base Specification 1.0

- Compliance of the transmitter eye diagram uses the same methodology as outlined in PCI Express Base 1.0a. The Tx eye diagram is specified using the passive compliance/test measurement load (see Figure 2-1 of Mobile Low Power PCIE Specification) in place of any real PCI Express interconnect plus Rx component. Because de-emphasis is not implemented, the transition and de-emphasized bit transitions are merged into a single Transmitter compliance eye diagram.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.




Figure 11 Transmitter Compliance Eye Diagram from Figure 2-2 of the Mobile Graphic Low-Power Addendum.

Difference in Test Procedure Compared to Full Power

- Different Eye diagram used. The Eye diagram can be found in Figure 2.2 of Mobile Low Power PCIE Specification.
- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.

See Also "Tx, Template Tests" on page 38.

Tx, Median to Max Jitter (Low Power)

Difference in Test Procedure Compared to Full Power

- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.
- See Also "Tx, Median to Max Jitter" on page 40.

Tx, Eye-Width (Low Power)

Difference in Test Procedure Compared to Full Power

- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.
- **See Also** "Tx, Eye-Width" on page 41.

Tx, Peak Differential Output Voltage (Low Power)

Difference in Test Procedure Compared to Full Power

• Different specification used:

Table 23 $V_{TX-DIFFp-p}$ from Table 2-1 of the Mobile Graphic Low-Power Addendum.

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.400 V		1.2 V

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 2-1 (Mobile Graphic Low Power Addemdum) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 2-2 (Mobile Graphic Low Power Addemdum).


See Also "Tx, Peak Differential Output Voltage" on page 43.

Tx, Rise/Fall Time

When performing low-power transmitter tests, the Tx Rise/Fall Time test is the same as for full-power tests. See "Tx, Rise/Fall Time" on page 44.

Running Common Mode Voltage Tests

When performing low-power transmitter tests, the common mode voltage tests are the same as for full-power tests. See "Running Common Mode Voltage Tests" on page 48.



5

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Receiver (Rx) Tests, PCI-E 1.0a

Probing the Link for Rx Compliance 62 Running Receiver Tests 65

This section provides the Methods of Implementation (MOIs) for Receiver tests using an Agilent 90000X series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

NOTE

None of the included receiver tests validate the receiver's ability to correctly receive data (also known as receiver tolerance). Rather, they validate that the signal as seen by the reciever meets or exceeds various parameters (maximum voltage, jitter, eye width, etc.). These tests validate the transmitter and interconnect. Separate reciever tolerance testing is required to ensure the receiver is correctly receiving data.



Probing the Link for Rx Compliance

Receiver tests are done by probing the link as close as is feasibly possible to the pins of the receiver device. Alternatively, a dummy load can be used for the termination of the link. To probe the receiver link, you can:

- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the Ch1 and Ch3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the Ch2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

	Probing (Probing Configurations			aveforms
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode
DUT	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes
Connection	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No

 Table 24
 Probing Options for Receiver Testing

Single-Ended Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

Channel-to-channel deskew is required using this technique because two channels are used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 12 Single-Ended Probing

Differential Probing (Ch2)

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

A single channel of the oscilloscope is used, so de-skew is not necessary.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 13 Differential Probing

Running Receiver Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Receiver (Rx) Tests" group.

⊡ — □ O Transmitter (T □ — □ O Receiver (Rx — □ O Rx, Unit I) Tests	
C Rx, Eye-\ C Rx, Peak	an to Max Jitter Width Differential Output voltage eak Common Mode Input Voltage Tx) Tests	
Test Group: Receiver (Ra	s) Tests	Configure

Figure 14 Selecting Receiver (Rx) Tests

Unit Interval

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Refer to "Tx, Unit Interval" on page 37. The MOI for the measurement of UI at the receiver is identical to measuring it at the transmitter, with the exception of the test point.

Test References

Table 26 Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
Unit Interval	PCI Express Base Specification, Rev 1.0a, Table 4-6	

Template Test

See Section 4.3.4 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

• The RX eye diagram in Figure 4-26 (Base Specification) is specified using the passive compliance/test measurement load (see Figure 4-25, Base Specification) in place of any real PCI Express RX component.

NOTE

In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 4-25, Base Specification) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 4-26, Base Specification) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon.

- The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered RX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the RX UI.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 65, and select "Template Test".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The acquisition points are compared to the mask geometry (defined in Figure 4.24, Base Specification) and mask collisions are reported as Mask Hits in the Measurement Results Area.

If Mask Hits > 0, then a Failure is indicated in the Results tab.

Test Name	Reference	PCI-SIG Assertions
Template Test	PCI Express Base Specification, Rev 1.0a, Figure 4-26	PHY.3.4#1

Median to Max Jitter

Table 28 $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			0.3 UI

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{RX-DIFFp-p} = 0 V)$ in relation to a recovered RX UI. A recovered RX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the RX UI.
- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 4-25 (Base Specification) should be used as the RX device when taking measurements. Also refer to the Receiver compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.6 UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.

• $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median) is defined in Table 4-6 (Base Specification).

Limits

Maximum = 0.30 UI and the Pass Condition is $0.3UI > T_{RX-EYE-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 65, and select "Median to Max Jitter".

Measurement Algorithm

Refer to "Tx, Median to Max Jitter" on page 40 for Rx Median-to-Max Jitter measurement algorithm.

Test References

 Table 29
 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express Base Specification, Rev 1.0a, Table 4-6	PHY.3.4#6

Eye-Width

 Table 30
 T_{RX-EYE} from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE}	Minimum Receiver Eye Width	0.4 UI		

Test Definition Notes from the Base Specification

• The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI.

- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 4-25 (Base Specification) should be used as the RX device when taking measurements. Also refer to the Receiver compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected over any 250 consecutive UIs. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total .6 UI jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.

- T_{RX-EYE} (Minimum RX Eye Width) is defined in Table 4-6 of Version 1.0a of the Base Specification.

Limits

Minimum = 0.40 UI and the Pass Condition is 0.40UI < T_{RX-EYE}.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 65, and select "Eye-Width".

Measurement Algorithm

Refer to "Tx, Eye-Width" on page 41 for Eye Width measurement algorithm.

Test References

Table 31 Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express Base Specification, Rev 1.0a, Table 4-6	PHY.3.4#1

Peak Differential Output Voltage

 Table 32
 T_{RX-DIFFp-p} from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
V _{RX-DIFFp-p}	Differential Input Peak to Peak Voltage	0.175 V		1.2 V

Test Definition Notes from the Specification

- $V_{RX-DIFFp-p} = 2^* |V_{RX-D+} V_{RX-D-}|$
- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 4-25 (Base Specification) should be used as the RX device when taking measurements. Also refer to the Receiver compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- V_{RX-DIFFp-p} (Differential Input Pk-Pk Voltage) is defined in Table 4-6 (Base Specification). Differential Pk-Pk Voltage Characteristics.(Maximum = 1.2 V and Minimum = 0.175 V). This measurement is solved by 2 measurements. One is Differential Peak Voltage the other one is Eye Height measurement.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 65, and select "Peak Differential Output Voltage".

PASS Condition

 $V_{RX-DIFFp-p} < 1.2$ V and 0.175 V < Eye Height

Measurement Algorithm

Refer to "Tx, Peak Differential Output Voltage" on page 43 for Differential Voltage measurement algorithms.

For receiver testing, Eye Height is measured on all UIs.

NOTE

Table 33 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-6	PHY.3.4#1

AC Peak Common Mode Input Voltage

lable 34	V _{RX-CM-ACp} from Table 4-6 of the Base	e Specification
----------	---	-----------------

Symbol	Parameter	Min	Nom	Max
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage			150 mV

Test Definition Notes from Specification

• $V_{RX-CM-AC} = |V_{RX-D+} + V_{RX-D-}| \div 2 - V_{RX-CM-DC}$

 $V_{RX-CM-DC} = DC_{(avg)}$ of $|V_{RX-D+} + V_{RX-D-}| \div 2$

- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 4-25 (Base Specification) should be used as the RX device when taking measurements. Also refer to the Receiver compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- V_{RX-CM-ACp} (AC Peak Common Mode Input Voltage) is defined in Table 4-5 (Base Specification).

Limits

Maximum = 150 mV and the Pass Condition is 150 mV > $V_{RX-CM-ACp}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 65, and select "AC Peak Common Mode Input Voltage".

Measurement Algorithms

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

AC CM Pk Voltage Measurement. The AC Common Mode Pk Voltage measurement returns the larger of the Min or Max statistic of the Common Mode voltage waveform with the DC Value removed.

 $v_{AC-PK-CM}(i) = Max(Max(v_{AC-M}(i),Min(v_{AC-M}(i))))$

Where:

i is index of all waveform values.


 $v_{AC\mbox{-}PK\mbox{-}CM}$ is the Peak of the AC Common Mode voltage signal.

 $v_{AC\mathchar`M}$ is the AC Common Mode voltage signal.

Test References

Table 35 AC Peak Common Mode Input Voltage Test References

Test Name	Reference	PCI-SIG Assertions
AC Peak Common Mode Input Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-6	PHY.3.4#2



6

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Add-In Card (Tx) Tests, PCI-E 1.0a

Probing the Link for Add-In Card Compliance 74 Running Add-In Card Tests 77

This section provides the Methods of Implementation (MOIs) for Add-In Card tests using an Agilent 90000X Series Infiniium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Add-In Card Compliance

Connecting the Signal Quality Load Board for Add-in Card Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the Add-in card fixture power supply powered off, connect the power supply connector to the Add-in card test fixture, and connect the device under test add-in card to the by-16 or by-1 connector slot.



Figure 15 Compliance Base Board (CBB) Add-in Card Fixture




Figure 16 Compliance Base Board (CBB) SMA Probing Option

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to the TX LANE P under test (where Lane 1 is under test in this example shown in Figure 16 above).
 - **b** Digital Storage Oscilloscope channel 3 to the TX LANE N under test (where Lane 1 is under test in this example shown in Figure 16 above).

The Compliance Base Board labeled PCITX Rev 02-04-03 silkscreen incorrectly labels the add-in card transmitter probing locations as RX.

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 17 on page 76). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.

3 Connect adequate load to the power supply to assure it is regulating and turned on. Generally, one IDE hard drive will provide adequate load.

NOTE

4 Turn on the power supply. DS1 LED (located near the ATX power supply connector) should turn on. If the LED is on, but the power supply does not turn on, check that the jumper J7 is installed between J7-1 and J7-2.




Figure 17 Compliance Base Board (CBB) Active Probing Option

Running Add-In Card Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Add-In Card (Tx) Tests" group.

	leceiver (Rx) Tests stdin Card (Tx) Tests Addin Card Tx, Unit Interval Addin Card Tx, Template Tests Addin Card Tx, Median to Max Jitter Addin Card Tx, Peak Differential Output voltage system Board (Tx) Tests	
Test Group: A	ld-in Card (Tx) Tests	Configure

Figure 18 Selecting Add-In Card (Tx) Tests

Unit Interval

Table 36	UI from	Table 4-5	of the Base	Specification
----------	---------	-----------	-------------	---------------

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be +/-300 ppm.
- UI does not account for SSC dictated variations.
- UI is defined in Table 4-5 (Base Specification).
- UI Characteristics are Maximum UI =400.12 ps and Minimum UI = 399.88ps.

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 77, and select "Unit Interval".

PASS Condition

399.88 ps < UI < 400.12 ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

 Table 37
 Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
Unit Interval	This test is not required. It is informative only.	

Template Tests

See Section 4.7.1 of the Card Electromechanical Specification for additional notes and test definitions.

Test Definition Notes from the Specification

Table 38 Table 4-6 of the Card Electromechanical Specification.

Parameter	Value	Notes
Vtx _A	>= 514 mV	All Links are assumed active while generating this
Vtx _A _d	>= 360 mV	eye diagram. Transition and non-transition bits must be distinguished in order to measure compliance
Ttx _A	>= 237 ps	against the de-emphasized voltage level ($Ttx_{A_{-}}d$).

• Note: The values in Table 38 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. The jitter median should be calculated across any 250 consecutive UIs. The maximum jitter outlier should be no greater than 81.5 ps away from the jitter median.




Figure 19 Add-In Card Tx Compliance Eye Diagram

Test References

 Table 39
 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express CEM Specification, Rev 1.0a, Section 4.7.1, Figure 4-8	EM.4#19

Median to Max Jitter

Table 40	TtxA-MEDIAN-to-MAX-JITTER for Add-In Card
Idule 40	TIXA-MEDIAN-to-MAX-JITTER TOT AUU-III Card

Symbol	Parameter	Min	Nom	Max
Ttx _{A-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			81.5 ps

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 \text{ V})$ in relation to the recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used to calculate the TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_A >= 237 ps provides for a total sum of deterministic and random jitter budget of Ttx_{A-MAX-JITTER} = 163 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{A-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• $Ttx_{A-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median.) is defined in Table 4-6 (Card Electromechanical Specification).

Limits

Maximum = 81.5 ps

Pass Condition

81.5 ps > $Ttx_{A-MEDIAN-to-MAX-JITTER}$

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 77, and select "Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

 Table 41
 Median to Max Jitter Test References

est Name Reference		PCI-SIG Assertions	
Median to Max Jitter	PCI Express CEM Specification, Rev 1.0a, Table 4-6	EM.4#13, EM.4#19	

Eye-Width

Table 42TtxA for Add-In Card

Symbol	Parameter	Min	Nom	Max
Ttx _A	Minimum TX Eye Width	237 ps		

Test Definition Notes from the Specification

- The maximum Transmitter jitter can be derived as $Ttx_{A-MAX-JITTER} = 400 \text{ ps} Ttx_A = 163 \text{ ps}.$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_A = 237 ps provides for a total sum of deterministic and random jitter budget of $Ttx_{A-MAX-JITTER}$ = 163 ps for the Transmitter collected over any 250 consecutive TX UIs. The $Ttx_{A-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. • Ttx_A (Minimum TX Eye Width) is defined in Table 4-6 (Card Electromechanical Specification).

Limits

Minimum = 237 ps

Pass Condition

237 ps <= Ttx_A

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 77, and select "Eye-Width".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured minimum horizontal eye opening at the zero reference level as shown in the eye diagram.

 $T_{EYE-WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$

Where:

UI_{AVG} is the average UI.

 TIE_{Pk-Pk} is the Peak-Peak TIE.

Test References

 Table 43
 Eye-Width Test References

Test Name	Reference	
Eye-Width	PCI Express CEM Specification, Rev 1.0a, Table 4-6	EM.4#13, EM.4#19

Peak Differential Output Voltage

Table 44 V_{TX-DIFFp-p} for Add-in Card

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.36 V		1.2 V

Test Definition Notes from the Specification

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 77, and select "Peak Differential Output Voltage".

PASS Condition

 $0.36 \text{ V} \le V_{\text{TX-DIFF-p-p}} \le 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2^*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.


V_{DIFF} is the Differential Voltage signal.

Test References

 Table 45
 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.0a, Table 4-6	EM.4#19

6 Add-In Card (Tx) Tests, PCI-E 1.0a



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

System Board (Tx) Tests, PCI-E 1.0a

Probing the Link for System Board Compliance 85 Running System Board Tests 87

This section provides the Methods of Implementation (MOIs) for System Board tests using an Agilent 90000X Series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

Probing the Link for System Board Compliance

7

Connecting the Signal Quality Load Board for System/Motherboard Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the system/motherboard powered off, connect the Compliance PCI Express Signal Quality Load Board into the connector under test. The PCI Express Signal Quality Load Board has edge fingers for x1, x4, x8 and x16 connectors.

The PCI Express Signal Quality Load Board will cause a PCI Express 1.0a Base Specification System/motherboard to enter the compliance sub-state of the polling state. During this state the device under test will repeatedly send out the compliance pattern defined in the PCI Express Base Specification.



7 System Board (Tx) Tests, PCI-E 1.0a




Figure 20 SMA Probing Option




Figure 21 Resistor Terminations for Lanes without SMA Probing

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to TX LANE 1 P (where Lane 1 is under test).
 - **b** Digital Storage Oscilloscope channel 3 to TX LANE 1 N (where Lane 1 is under test).

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 17 on page 76). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.



Figure 22 Connecting the PCI Express Signal Quality Test Fixture

Running System Board Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "System Board (Tx) Tests" group.

Select Tests Configure Connect Results Html Report
All PCI Express Tests Transmitter (Tx) Tests Generative (Tx) Tests Add-in Card (Tx) Tests System Board Tx, Unit Interval System Board Tx, Template Tests System Board Tx, Template Tests System Board Tx, Median to Max Jitter System Board Tx, Eye-Wridth System Board Tx, Peak Differential Output voltage
Test Group: System Board (Tx) Tests Configure
Description: Tests performed at the add-in card interface on the system board transmitter path. These tests are specified in section 4.7.3 of the PCI Express Card Electromechanical Specification, Rev 1.0a

Figure 23 Selecting System Board (Tx) Tests

Unit Interval

 Table 46
 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be +/-300 ppm.
- UI does not account for SSC dictated variations.
- UI is defined in Table 4-5 (Base Specification).
- UI Characteristics are Maximum UI =400.12 ps and Minimum UI = 399.88ps.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 87, and select "Unit Interval".

PASS Condition

399.88 ps < UI < 400.12 ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 47	Unit I	Interval	Test	References
----------	--------	----------	------	------------

Test Name	Reference	PCI-SIG Assertions
Unit Interval	This test is not required. It is informative only.	

Template Tests

See Section 4.7.3 of the Card Electromechanical Specification for additional notes and test definitions.

Test Definition Notes from the Specification

Parameter	Value	Notes
Vtx _S	>= 274 mV	All Links are assumed active while generating this
Vtx _S _d	>= 253 mV	eye diagram. Transition and nontransition bits must be distinguished in order to measure compliance
Ttx _S	>= 183 ps	against the deemphasized voltage level (Ttx_{S} d).

 Table 48
 Table 4-8 of the Card Electromechanical Specification

• Note: The values in Table 48 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the isolated edge-finger boundary of an add-in card when mated with a connector. The eye diagram is defined and centered with respect to the jitter median. The jitter median should be calculated across any 250 consecutive UIs. The maximum jitter outlier should be no greater than 108.5 ps away from the jitter median.

7 System Board (Tx) Tests, PCI-E 1.0a




Figure 24 System Board Tx Compliance Eye Diagram

Test References

 Table 49
 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express CEM Specification, Rev 1.0a, Section 4.7.3, Figure 4-10	EM.4#20, EM.4#14

Median to Max Jitter

 Table 50
 Ttx_{S-MEDIAN-to-MAX-JITTER} for System Board

Symbol	Parameter	Min	Nom	Max
Ttx _{S-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			108.5 ps

Test Definition Notes from the Specification

• Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used to calculate the TX UI.

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_S >= 183 ps provides for a total sum of deterministic and random jitter budget of Ttx_{S-MAX-JITTER} = 217 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{S-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• $Ttx_{S-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median) is derived from Table 4-8 (Card Electromechanical Specification).

Limits

Maximum = 108.5 ps

Pass Condition

108.5 ps > $Ttx_{S-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 87, and select "Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

Table 51 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express CEM Specification, Rev 1.0a, Table 4-8	EM.4#20, EM.4#14

Eye-Width

Table 52Ttx_S for System Board

Symbol	Parameter	Min	Nom	Max
Ttx _S	Minimum TX Eye Width	183 ps		

Test Definition Notes from the Specification

- The maximum Transmitter jitter can be derived as $Ttx_{S-MAX-JITTER} = 400 \text{ ps} Ttx_S = 217 \text{ ps}.$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_S = 183 ps provides for a total sum of deterministic and random jitter budget of Ttx_{S-MAX-JITTER} = 217 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{S-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

- Ttx_S (Minimum TX Eye Width) is defined in Table 4-8 (Card Electromechanical Specification).

Limits

Minimum = 183 ps

Pass Condition

183 ps \leq Ttx_s.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 87, and select "Eye-Width".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured minimum horizontal eye opening at the zero reference level as shown in the eye diagram.

 $T_{EYE-WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$

Where:

 UI_{AVG} is the average UI.

 TIE_{Pk-Pk} is the Peak-Peak TIE.

Test References

 Table 53
 Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express CEM Specification, Rev 1.0a, Table 4-8	EM.4#20, EM.4#14

Peak Differential Output Voltage

Table 54	$V_{TX-DIFFp-p}$ for System Board
	VIX-DIFFp-p for Oystern Dourd

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.253 V		1.2 V

Test Definition Notes from the Specification

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Running System Board Tests" on page 87, and select "Peak Differential Output Voltage".

PASS Condition

 $0.253 \text{ V} \iff V_{\text{TX-DIFF-p-p}} \iff 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:


i is the index of all waveform values.

 V_{DIFF} is the Differential Voltage signal.

Test References

 Table 55
 Peak Differential Output Voltage Test References


Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express CEM Specification, Rev 1.0a, Table 4-8	EM.4#20



Part III PCI Express Version 1.1



Part III



8

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Reference Clock Tests, PCI-E 1.1

Probing the Link for Reference Clock Compliance 98 Reference Clock Measurement Point 102 Running Reference Clock Tests 102

This section provides the Methods of Implementation (MOIs) for Reference Clock tests using an Agilent 90000X Series Infiniium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Reference Clock Compliance

Reference Clock tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the reference clock link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Card Electromechanical Specification) will be transmitted.

	Probing Configurations		Captured W	aveforms	Oscilloscope Specifications		
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	6 GHz	70 ps
DUT Connection	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	6 GHz	70 ps
	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No	6 GHz	70 ps

Table 56	Probing	Options	for Reference	Clock Testing
----------	---------	---------	---------------	----------------------

*Typical

Single-Ended SMA Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1-Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 25 Single-Ended SMA Probing using Channel 1 and Channel 3

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock. Place single-ended grounds as close to the signal line's reference ground as possible. Channel-to-Channel deskew is required using this probing technique because two channels are used.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 26 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 27 Differential Probing

8 Reference Clock Tests, PCI-E 1.1

Reference Clock Measurement Point

The compliance test load for driver compliance is shown in Figure 4-25 of the Card Electromechanical Specification.




Figure 28 Driver Compliance Test Load.

Running Reference Clock Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Reference Clock Tests" group.




Figure 29 Selecting Reference Clock Tests

Phase Jitter

See Section 2.1.4 of the Card Electromechanical Specification Rev. 1.1 for additional notes and test definitions.

 Table 57
 Phase Jitter from Table 2-2 of the Card Electromechanical Specification Rev. 1.1.

Symbol	Parameter	Max
Phase Jitter	Phase Jitter (BER 10 ⁻⁶)	86 ps

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Phase Jitter".

Note that you can use the "Stitch Method" configuration setting to select the method used to stitch the waveform for the reference clock phase jitter test:

- Absolute this method stitches the waveform based on absolute data.
- Dynamic this method aligns waveform data to have common offset before stitching.

This "Stitch Method" configuration setting only applies when Spread Sprectrum Clocking is enabled.

Pass Condition

 $\leq 86 \text{ ps}$

Test Definition Notes from the Specification

• Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.

Measurement Algorithm

Phase jitter is measured using the clock time interval error measurement with a bit error rate of 10^{-6} .

8 Reference Clock Tests, PCI-E 1.1

Test References

Table 58 Phase Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Phase Jitter	PCI Express Card Electromechanical Specification, Rev 1.1, Table 2-2	PHY.3.3#2

Rising Edge Rate

See Section 2.1.3 of the Card Electromechanical Specification for additional notes and test definitions.

Table 59 Rise Edge Rate from Table 2-1 of the Card Electromechanical Specification Rev.1.1.

Symbol	Parameter	Min	Max
Rise Edge Rate	Rising Edge Rate	0.6 V/ns	4.0 V/ns

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Rising Edge Rate".

Pass Condition

 $0.6 \text{ V/ns} \ge \text{Rising Edge Rate} \le 4.0 \text{ V/ns}$

Test Definition Notes from the Specification

- Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.
- Measurement taken from differential waveform.
- Measured from the -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-).The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement widow is centered on the differential zero crossing. See Figure 30 on page 105




Figure 30 Differential Measurement Points for Rise Edge and Fall Edge Rate.

8 Reference Clock Tests, PCI-E 1.1

Test References

Table 60Rising Edge Rate References

Test Name	Reference	PCI-SIG Assertions
Rising Edge Rate	PCI Express Card Electromechanical Specification, Rev 1.1, Section 2.1.3 Table 2-1	PHY.3.3#1

Falling Edge Rate

See Section 2.1.3 of the Card Electromechanical Specification for additional notes and test definitions.

Table 61 Falling Edge Rate from Table 2-1 of the Card Electromechanical Specification Rev.1.1.

Symbol	Parameter	Min	Max
Fall Edge Rate	Falling Edge Rate	0.6 V/ns	4.0 V/ns

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Falling Edge Rate".

Pass Condition

 $0.6 \text{ V/ns} \leq \text{Falling Edge Rate} \leq 4.0 \text{ V/ns}$

Test Definition Notes from the Specification

- Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.
- Measurement taken from differential waveform.
- Measured from the -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-).The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement widow is centered on the differential zero crossing. See Figure 30 on page 105

Test References

 Table 62
 Falling Edge Rate References

Test Name	Reference	PCI-SIG Assertions
Falling Edge Rate	PCI Express Card Electromechanical Specification, Rev 1.1, Section 2.1.3 Table 2-1	PHY.3.3#1

Differential Input High Voltage

See Section 2.1.3 of the Card Electromechanical Specification for additional notes and test definitions.

 Table 63
 V_{IH} from Table 2-1 of the Card Electromechanical Specification.

Symbol	Parameter	Min
V _{IH}	Differential input high voltage	150 mV

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Differential Input High Voltage".

Pass Condition

 $V_{IH} > 150 \text{ mV}$

Test Definition Notes from the Specification

• Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.

Measurement Algorithm

Figure 30 on page 105 shows the measurement point for the differential input high voltage measurement.

Test References

 Table 64
 Differential Input High Voltage

Test Name	Reference	PCI-SIG Assertions
Differential Input High Voltage	PCI Express Card Electromechanical Specification, Rev 1.1, Table 2-1	PHY.3.3#4

Differential Input Low Voltage

 Table 65
 V_{IH} from Table 2-1 of the Card Electromechanical Specification.

Symbol	Parameter	Max
V _{IL}	Differential input low voltage	-150 mV

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Differential Input Low Voltage".

Pass Condition

 $V_{IL} < -150 \text{ mV}$

Test Definition Notes from the Specification

• Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.

Measurement Algorithm

Figure 30 on page 105 shows the measurement point for the differential input low voltage measurement.

Test References

 Table 66
 Differential Input Low Voltage

Test Name	Reference	PCI-SIG Assertions
Differential Input Low Voltage	PCI Express Card Electromechanical Specification, Rev 1.1, Table 2-1	PHY.3.3#4

Average Clock Period

 Table 67
 T_{PERIOD AVG} from Table 2-1 of the Card Electromechanical Specification.

Symbol	Parameter	Min	Max
T _{PERIOD AVG}	Average Clock Period Accuracy	-300 ppm	2800 ppm

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Average Clock Period".

Pass Condition

 $-300 \text{ ppm} \le V_{\text{PERIOD AVG}} \le 2800 \text{ ppm}$

Test Definition Notes from the Specification

- Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.
- PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000 MHz exactly or 100 Hz. For 300 PPM there is an error budget of 100 Hz/PPM * 300 PPM = 30 kHz. The period is to be measured with a frequency counter with measurement window set to 100 ms or greater. The 300 PPM applies to systems that do not employ Spread Spectrum or that use a common clock source. For systems employing Spread Spectrum there is an additional 2500 PPM nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of 2800 PPM.

Measurement Algorithm

Figure 31 on page 111 shows the measurement points for the period measurement.




Figure 31 Differential Measurement Points for Clock Period and Duty Cycle.

Test References

Table 68 Average Clock Period

Test Name	Reference	PCI-SIG Assertions
Average Clock Period	PCI Express Card Electromechanical Specification, Rev 1.1, Table 2-1	PHY.3.3#9

Duty Cycle

 Table 69
 V_{REFERENCE CLOCK-DIFFp-p} from Table 4-5 of the Card Electromechanical Specification.

Symbol	Parameter	Min	Max
Duty Cycle	Duty Cycle	40%	60%

Test Procedure

Follow the procedure in "Running Reference Clock Tests" on page 102, and select "Duty Cycle".

Pass Condition

 $40\% \leq Duty \ Cycle \leq \ 60\%$

Test Definition Notes from the Specification

• Measurement taken from differential waveform using the circuit shown in Figure 28 on page 102.


Measurement Algorithm

Figure 31 on page 111 shows the measurement points for the duty cycle measurement.

Test References

Table 70Duty Cycle

Test Name	Reference	PCI-SIG Assertions
Duty Cycle	PCI Express Card Electromechanical Specification, Rev 1.1, Table 2-1	PHY.3.2#2



9

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Transmitter (Tx) Tests, PCI-E 1.1, Full Power

Probing the Link for Tx Compliance 114 Tx Compliance Test Load 118 Running Signal Quality Tests 118 Running Common Mode Voltage Tests 131

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Tx Compliance

Transmitter tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the transmitter link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Base Specification) will be transmitted.

	Probing Configurations		Captured Waveforms		Oscilloscope Specifications		
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	6 GHz	70 ps
DUT Connection	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	6 GHz	70 ps
	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No	6 GHz	70 ps

Table 71 Probing Options for Transmitter Testing

*Typical

Single-Ended SMA Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 32 Single-Ended SMA Probing

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

Place single-ended grounds as close to the signal line's reference ground as possible.




Figure 33 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 34 Differential Probing

9 Transmitter (Tx) Tests, PCI-E 1.1, Full Power

Tx Compliance Test Load

The compliance test load for driver compliance is shown in Figure 4-25 (Base Specification)




Figure 35 Driver Compliance Test Load.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.




Figure 36 Selecting Transmitter (Tx) Signal Quality Tests

Unit Interval

Table 72 UI from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ±300 ppm.
- UI does not account for SSC dictated variations.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "Unit Interval".

Pass Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the current 3500 UI clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

 Table 73
 Unit Interval Test References


Test Name	Reference	PCI-SIG Assertions
Unit Interval	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.3#2


Template Tests

See Section 4.3.3.1 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

- The TX eye diagram in Figure 4-24 of the Base Specification is specified using the passive compliance/test measurement load in place of any real PCI Express interconnect + RX component.
- There are two eye diagrams that must be met for the Transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.





Test References

 Table 74
 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express Base Specification, Rev 1.1, Section 4.3.3.1, Figure 4-26	PHY.3.3#1

Median to Max Jitter

 Table 75
 T_{TX-EYE-MEDIAN-to-MAX-JITTER} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			0.125 UI

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

Maximum = 0.125 UI

Pass Condition

0.125 UI > $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "Median to Max Jitter".

Measurement Algorithm

A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the Transmitter using the clock recovery function specified in Section 4.3.3.2 of the Base Specification. $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget using the clock recovery function specified in Section 4.3.3.2 of the Base Specification.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. This parameter is measured with the equivalent of a zero jitter reference clock. The $T_{TX\text{-}EYE}$ measurement is to be met at the target bit error rate. The $T_{TX\text{-}EYE\text{-}MEDIAN\text{-}to\text{-}MAX\text{-}JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Test References

Table 76 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.3#4

Eye-Width

 Table 77
 T_{TX-EYE} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-EYE}	Minimum TX Eye Width	0.75 UI		

Test Definition Notes from the Specification

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the Transmitter using the clock recovery function specified in Section 4.3.3.2. $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget using the clock recovery function specified in Section 4.3.3.2.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. This parameter is measured with the equivalent of a zero jitter reference clock. The T_{TX-EYE} measurement is to be met at the target bit error rate. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Limits

Minimum = 0.75 UI

Pass Condition

0.75 UI < T_{TX-EYE} .

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "Eye-Width".

Measurement Algorithm

The maximum Transmitter jitter can be derived as follows.

 $T_{\text{TX-MAX-JITTER}} = 1 - T_{\text{TX-EYE}} = 0.25 \text{ UI}$

This parameter is measured with the equivalent of a zero jitter reference clock.

Test References

Table 78 Eye-Width Test Reference

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.3#9

Peak Differential Output Voltage

 Table 79
 V_{TX-DIFFp-p} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.8 V		1.2 V

Test Definition Notes from the Specification

- This is the ration of the $V_{TX\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TX\text{-}DIFFp\text{-}p}$ of the first bit after a transition.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "Peak Differential Output Voltage".

Pass Condition

 $0.8 \text{ V} \leq \text{V}_{\text{TX-DIFF-p-p}} \leq 1.2 \text{ V}$

Measurement Algorithm.

$$V_{\text{TX-DIFFp-p}} = 2 \times \left| V_{\text{TX-D+}} - V_{\text{TX-DIFF-}} \right|$$

Test References

Table 80 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.2#2

Rise/Fall Time

 Table 81
 T_{TX-RISE}, T_{TX-FALL} from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-RISE} , T _{TX-FALL}	D+/D- TX Output Rise/Fall Time	0.125 UI		

Test Definition Notes from the Specification

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.
- Measured between 20-80% at Transmitter package pins into a test load as shown in Figure 4-25 for both $V_{TX\text{-}D\text{+}}$ and $V_{TX\text{-}D\text{-}}$.

Limits

Minimum = 0.125 UI

Pass Condition

0.125 UI < $T_{TX-RISE}$, $T_{TX-FALL}$.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "Rise/Fall Time".

Measurement Algorithms

Rise/Fall time is limited to only rising or falling edges of consecutive transitions for transmitter measurements. Rise/Fall Time is taken independently on each single ended waveform source when you use two single ended probes or two SMA cables as the signal source. Differential signal Rise/Fall Time show up when you select Differential probe type.

Rise Time. The Rise Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the rising edge of the waveform.

 $t_{RISE}(n) = t_{HI+}(i) - t_{LO+}(j)$

Where:

t_{RISE} is a Rise Time measurement.

 $t_{\rm HI^{+}}$ is a set of $t_{\rm HI}$ for rising edges only.

 t_{LO+} is a set of t_{LO} for rising edges only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO^+}$ and $t_{\rm HI^+}$

n is the index of rising edges in the waveform.

Rise Time for $v_{D+}(t)$ is as follows:

 $t_{D+RISE}(n) = t_{D+HI+}(i) - t_{D+LO+}(j)$

and for $v_{D}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Fall Time. The Fall Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the falling edge of the waveform.

 $t_{FALL}(n) = t_{LO-}(i) - t_{HI-}(j)$

Where:

t_{FALL} is a Fall Time measurement.

 $t_{\rm HI-}$ is set of $t_{\rm HI}$ for falling edge only.

 $t_{\text{LO-}}$ is set of t_{LO} for falling edge only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO-}$ and $t_{\rm HI-}$

n is the index of falling edges in the waveform.

Fall Time for $v_{D+}(t)$ is as follows:

 $t_{D+FALL}(n) = t_{D+LO-}(i) - t_{D+HI-}(j)$

and for $v_{D-}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Test References

Table 82Rise/Fall Time Test References

Test Name	Reference	PCI-SIG Assertions
Rise/Fall Time	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.3#3

De-emphasized Voltage Ratio

4-5 of the Base Specification	
	4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0 dB	-3.5 dB	-4.0 dB

Test Definition Notes from the Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2 of the Base Specification. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Limits

Minimum = -3.0 dB and Maximum = -4.0 dB

Pass Condition

 $-4.0 \text{ dB} < V_{\text{TX-DE-RATIO}} < -3.0 \text{ dB}.$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 118, and select "De-emphasized Voltage Ratio".

Measurement Algorithm

This is the ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.

Test References

Table 84 De-emphasized Voltage Ratio Test References

Test Name	Reference	PCI-SIG Assertions
De-emphasized Voltage Ratio	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.2#1

Running Common Mode Voltage Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Common Mode Voltage" in the "Transmitter (Tx) Tests" group.

PCI Express	Device 1 *	
File View	Help	
Task Flow _ Set Up Select Tests Configure Connect	Set Up Select Tests Configure Connect Run Tests Transmitter (Tx) Tests Signal Quality Signal Quality RMS AC Peak Common Mode Output Voltage Avg DC Common Mode Output Voltage DC Common Mode Output Voltage DC Common Mode Line Delta Concerver (Rx) Tests Unit Interval Template Test Median to Max Jitter Eye-Width Test: (None Selected) Description: (Select a Single Test) Description: (Selec	tput Voltage /oltage
✓ 1 Tests Check	the test(s) you would like to run	onnection: UNKNOWN

Figure 38 Selecting Transmitter (Tx) Common Mode Voltage Tests

RMS AC Peak Common Mode Output Voltage

Symbol	Parameter	Min	Nom	Max
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage			20 mV

Table 85VTX-CM-ACp from Table 4-5 of the Base Specification.

Test Definition Notes from the Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Limits

Maximum = 20 mV

Pass Condition

20 mV > $V_{TX-CM-ACp}$.

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 131, and select "RMS AC Peak Common Mode Output Voltage".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 114).

Measurement Algorithm

$$V_{\text{TX-CM-ACp}} = RMS \left(\frac{|V_{\text{TX-D+}} + V_{\text{TX-D-}}|}{2} - V_{\text{TX-CM-DC}} \right)$$
$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

Test References

Table 86	RMS AC Peak Common Mode Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
RMS AC Peak Common Mode Output Voltage	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.3#5

Avg DC Common Mode Output Voltage

Symbol	Parameter	Min	Nom	Max
V _{TX-DC-CM}	The TX DC Common Mode Voltage	0 V		3.6 V

 Table 87
 V_{TX-DC-CM} from Table 4-5 of the Base Specification.

Test Definition Notes from the Specification

The allowed DC Common Mode voltage under any conditions. See Section 4.3.1.8 of the Base Specification.

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

 $0~V \leq V_{TX\text{-}DC\text{-}CM} \leq 3.6~V$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 131, and select "Avg DC Common Mode Output Voltage".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 114).

Measurement Algorithm

The Avg DC Common Mode Voltage measurement computes the DC average of the common mode signal:

$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

NOTE

The base specification states that $V_{TX-DC-CM}$ must be held at the same value during all states. For complete validation, this measurement should be performed on the device in all states and the results compared.

Test References

Table 88 Avg DC Common Mode Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Avg DC Common Mode Output Voltage	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.1#12

DC Common Mode Line Delta

Table 89	V _{TX-CM-DC-LINE-DELTA}	from	Table 4-5	of the	Base	Specification

Symbol	Parameter	Min	Nom	Max
V _{TX-CM-DC-LINE-DELTA}	Absolute Delta of DC Common Mode Voltage between D+ and D-	0 V		25 mV

Test Definition Notes from the Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

 $0 V < V_{TX-CM-LINE-DELTA} \le 25 mV$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 131, and select "DC Common Mode Line Delta".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 114).

Measurement Algorithm

$$|V_{\text{TX-CM-DC-D+}} - V_{\text{TX-DM-DC-D-}}| \le 25 \text{ mV}$$
$$V_{\text{TX-CD-DC-D+}} = DC_{(avg)} \text{ of } |V_{\text{TX-D+}}|$$
$$V_{\text{TX-CD-DC-}} = DC_{(avg)} \text{ of } |V_{\text{TX-D-}}|$$

Test References

Table 90 DC Common Mode Line Delta Test References

Test Name	Reference	PCI-SIG Assertions	
DC Common Mode Line Delta	PCI Express Base Specification, Rev 1.1, Table 4-5	PHY.3.1#26	

DC Common Mode Output Voltage Variation

Test Definition Notes from the Specification

The TX DC common mode voltage ($V_{TX-DC-CM}$) must be held at the same value during all states. The allowable range for $V_{TX-DC-CM}$ is 0 to 3.6 V (±100 mV).

Limits

NOTE

 $|V_{TX-DC-CM-VARIATION}| \le 100 \text{ mV}$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 131, and select "DC Common Mode Output Voltage Variation".

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 114).

Measurement Algorithm

The Tx DC Common Mode Output Voltage Variation measurement computes the worst case positive or negative excursion of the common mode signal from the average DC Common Mode Voltage $V_{TX-DC-CM}$

 $V_{TX-DC-CM-VARIATION} = | Max(Max(V_{CM(i)}), Min(V_{CM(i)})) - V_{TX-DC-CM} |$

Where:

i is the index of all waveform values.

 V_{CM} is the common mode signal (V_{TX-D+} + V_{TX-D-})/2.

Test References

 Table 91
 DC Common Mode Output Voltage Variation Test References

Test Name	Reference	PCI-SIG Assertions
DC Common Mode Output Voltage Variation	PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.0RD, Section 4.1.6	PHY.3.1#12

9 Transmitter (Tx) Tests, PCI-E 1.1, Full Power



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

10 Transmitter (Tx) Tests, PCI-E 1.1, Low Power

Probing the Link for Tx Compliance 141 Tx Compliance Test Load 141 Running Signal Quality Tests 141 Running Common Mode Voltage Tests 144

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

The Mobile Graphic Low Power Addendum to The PCIE Base Specification 1.0 is applicable to PCIE 1.1 as well.

PCIE 1.1 Low Power Transmitter Tests consist of all tests from PCIE 1.1 Full (Standard) Power Tests except de-emphasis tests. The following table shows all the PCIE 1.1 Low Power Tests:

Test Name	Remarks	See
Unit Interval	Same as Full Power	page 120.
Template Tests	Different	page 142.
Median to Max Jitter	Different	page 143.
Eye-Width	Different	page 143.
Peak Differential Output Voltage	Different	page 143.
Rise/Fall Time	Same as Full Power	page 128.
RMS AC Peak Common Mode Output Voltage	Same as Full Power	page 132.
Avg DC Common Mode Output Voltage	Same as Full Power	page 134.
DC Common Mode Output Voltage Variation	Same as Full Power	page 137.
DC Common Mode Line Delta	Same as Full Power	page 136.

 Table 92
 PCIE 1.1 Low Power Transmitter Tests



All the tests above remarked with "Same as Full Power" share the same Method of Implementation (MOI) with PCIE 1.1 Full Power (refer to the page numbers shown). The differences in the test method are described in this chapter.

Probing the Link for Tx Compliance

When performing low-power transmitter tests, probing is the same as for full-power tests. See "Probing the Link for Tx Compliance" on page 114.

Tx Compliance Test Load

When performing low-power transmitter tests, the compliance test load is the same as for full-power tests. See "Tx Compliance Test Load" on page 118.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.




Figure 39 Selecting Transmitter (Tx) Signal Quality Tests

Unit Interval

When performing low-power transmitter tests, the Tx Unit Interval test is the same as for full-power tests. See "Unit Interval" on page 120.

Template Tests (Low Power)

Test Definition/Reference

Mobile Graphics Low-Power Addendum to the PCI Express Base Specification 1.0

- Compliance of the transmitter eye diagram uses the same methodology as outlined in PCI Express Base 1.0a. The Tx eye diagram is specified using the passive compliance/test measurement load (see Figure 2-1 of Mobile Low Power PCIE Specification) in place of any real PCI Express interconnect plus Rx component. Because de-emphasis is not implemented, the transition and de-emphasized bit transitions are merged into a single Transmitter compliance eye diagram.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.




Figure 40 Transmitter Compliance Eye Diagram from Figure 2-2 of the Mobile Graphic Low-Power Addendum.

Difference in Test Procedure Compared to Full Power

- Different Eye diagram used. The Eye diagram can be found in Figure 2.2 of Mobile Low Power PCIE Specification.
- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.

See Also "Template Tests" on page 121.

Median to Max Jitter (Low Power)

Difference in Test Procedure Compared to Full Power

- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.
- **See Also** "Median to Max Jitter" on page 123.

Eye-Width (Low Power)

Difference in Test Procedure Compared to Full Power

• Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.

See Also "Eye-Width" on page 125.

Peak Differential Output Voltage (Low Power)

Difference in Test Procedure Compared to Full Power

• Different specification used:

Table 93 $V_{TX-DIFFp-p}$ from Table 2-1 of the Mobile Graphic Low-Power Addendum.

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.400 V		1.2 V

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 2-1 (Mobile Graphic Low Power Addemdum) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 2-2 (Mobile Graphic Low Power Addemdum).


See Also "Peak Differential Output Voltage" on page 127.

Rise/Fall Time

When performing low-power transmitter tests, the Tx Rise/Fall Time test is the same as for full-power tests. See "Rise/Fall Time" on page 128.

Running Common Mode Voltage Tests

When performing low-power transmitter tests, the common mode voltage tests are the same as for full-power tests. See "Running Common Mode Voltage Tests" on page 131.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Receiver (Rx) Tests, PCI-E 1.1

Probing the Link for Rx Compliance 146 Running Receiver Tests 149

11

This section provides the Methods of Implementation (MOIs) for Receiver tests using an Agilent 90000X series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

NOTE

None of the included receiver tests validate the receiver's ability to correctly receive data (also known as receiver tolerance). Rather, they validate that the signal as seen by the receiver meets or exceeds various parameters (maximum voltage, jitter, eye width, etc.). These tests validate the transmitter and interconnect. Separate receiver tolerance testing is required to ensure the receiver is correctly receiving data.



Probing the Link for Rx Compliance

Receiver tests are done by probing the link as close as is feasibly possible to the pins of the receiver device. Alternatively, a dummy load can be used for the termination of the link. To probe the receiver link, you can:

- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

	Probing C	Probing Configurations			aveforms
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode
DUT	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes
Connection	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No

Table 94 Probing Options for Receiver Testing

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

Channel-to-channel deskew is required using this technique because two channels are used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 41 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

A single channel of the oscilloscope is used, so de-skew is not necessary.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

11 Receiver (Rx) Tests, PCI-E 1.1




Figure 42 Differential Probing

Running Receiver Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Receiver (Rx) Tests" group.




Figure 43 Selecting Receiver (Rx) Tests

Unit Interval

 Table 95
 UI from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Refer to "Tx, Unit Interval" on page 259. The MOI for the measurement of UI at the receiver is identical to measuring it at the transmitter, with the exception of the test point.

Test References

Table 96 Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
Unit Interval	PCI Express Base Specification, Rev 1.1, Table 4-6	

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ±300 ppm.
- UI does not account for SSC dictated variations.
- No test load is necessarily associated with this value.

Template Test

See Section 4.3.4 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

• The RX eye diagram in Figure 4-26 of the Base Specification is specified using the passive compliance/test measurement load (see Figure 4-25, Base Specification) in place of any real PCI Express RX component.

NOTE

In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 4-25, Base Specification) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 4-26, Base Specification) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon.

- The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.
- The eye diagram must be valid for any 250 consecutive UIs.

• A recovered RX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the RX UI.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 149, and select "Template Test".

Test References

Test Name Reference		PCI-SIG Assertions	
Template Test	PCI Express Base Specification, Rev 1.1, Figure 4-26	PHY.3.4#1	

Table 97 Template Test References

Median to Max Jitter

 Table 98
 T_{RX-EYE-MEDIAN-to-MAX-JITTER} from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			0.3 UI

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{RX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI to be measured after the clock recovery function in Section 4.3.3.2.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

• The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.64. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. The RX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as the reference for the eye diagram. The T_{RX-EYE} measurement is to be met at the target bit error rate. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Limits

Maximum = 0.3 UI

Pass Condition

0.3 UI > $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 149, and select "Median to Max Jitter".

Measurement Algorithm

Refer to "Median to Max Jitter" on page 151 for Rx Median-to-Max Jitter measurement algorithm.

Test References

 Table 99
 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express Base Specification, Rev 1.1, Table 4-6	PHY.3.4#6

Eye-Width

Table 100 T_{RX-FYF} from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE}	Minimum Receiver Eye Width	0.4 UI		

Test Definition Notes from the Base Specification

- The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 T_{RX-EYE} = 0.6$ UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.
- The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.64. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. The RX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as the reference for the eye diagram. The T_{RX-EYE} measurement is to be met at the target bit error rate. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.
- See the "PCI Express Jitter and BER" white paper for more details on the Rx-Eye measurement.

Limits

Minimum = 0.40 UI

Pass Condition

0.40UI < T_{RX-EYE}.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 149, and select "Eye-Width".

Measurement Algorithm

Refer to "Eye-Width" on page 152 for Eye Width measurement algorithm.

Test References

Table 101 Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express Base Specification, Rev 1.1, Table 4-6	PHY.3.4#1

Peak Differential Output Voltage

Symbol	Parameter	Min	Nom	Max
V _{RX-DIFFp-p}	Differential Input Peak to Peak Voltage	0.175 V		1.200 V

Table 102 $T_{RX-DIFFp-p}$ from Table 4-6 of the Base Specification

Test Definition Notes from the Specification

- $V_{RX-DIFFp-p} = 2^* |V_{RX-D+} V_{RX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 149, and select "Peak Differential Output Voltage".

Limits

Minimum = 0.40 UI and Maximum = 1.200 V

Pass Condition

 $0.175 \text{ V} < \text{V}_{\text{RX-DIFFp-p}} < 1.200 \text{ V}$

Measurement Algorithm

Refer to "Peak Differential Output Voltage" on page 154 for Differential Voltage measurement algorithms.

NOTE For receiver testing, Eye Height is measured on all UIs.

Test References

Table 103 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.1, Table 4-6	PHY.3.4#1

AC Peak Common Mode Input Voltage

Table 104 $V_{RX-CM-ACp}$ from Table 4-6 of the Base Specification

Symbol	Parameter	Min	Nom	Max
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage			150 mV

Test Definition Notes from Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

Limits

Maximum = 150 mV

Pass Condition

150 mV > $V_{RX-CM-ACp}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 149, and select "AC Peak Common Mode Input Voltage".

Measurement Algorithms


This measurement is made over 250 consecutive bits defined in Section 3.4 of the Base Specification.

$$V_{\text{RX-CM-AC}} = \frac{|V_{\text{RX-D+}} + V_{\text{RX-D-}}|}{2} - V_{\text{RX-CM-DC}}$$
$$V_{\text{RX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{RX-D+}} + V_{\text{RX-D-}}|}{2}$$

Test References

Table 105 AC Peak Common Mode Input Voltage Test References

Test Name	Reference	PCI-SIG Assertions
AC Peak Common Mode Input Voltage	PCI Express Base Specification, Rev 1.1, Table 4-6	PHY.3.4#2



12

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Add-In Card (Tx) Tests, PCI-E 1.1

Probing the Link for Add-In Card Compliance 158 Running Add-In Card Tests 161

This section provides the Methods of Implementation (MOIs) for Add-In Card Transmitter tests using an Agilent 90000X series Infiniium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Add-In Card Compliance

Connecting the Signal Quality Load Board for Add-in Card Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the Add-in card fixture power supply powered off, connect the power supply connector to the Add-in card test fixture, and connect the device under test add-in card to the by-16 or by-1 connector slot.




Figure 44 Compliance Base Board (CBB) Add-in Card Fixture




Figure 45 Compliance Base Board (CBB) SMA Probing Option

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to the TX LANE P under test (where Lane 1 is under test in this example shown in Figure 45 above).
 - **b** Digital Storage Oscilloscope channel 3 to the TX LANE N under test (where Lane 1 is under test in this example shown in Figure 45 above).

The Compliance Base Board labeled PCITX Rev 02-04-03 silk screen incorrectly labels the add-in card transmitter probing locations as RX.

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 46 on page 160). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.

3 Connect adequate load to the power supply to assure it is regulating and turned on. Generally, one IDE hard drive will provide adequate load.

NOTE

4 Turn on the power supply. DS1 LED (located near the ATX power supply connector) should turn on. If the LED is on, but the power supply does not turn on, check that the jumper J7 is installed between J7-1 and J7-2.




Figure 46 Compliance Base Board (CBB) Active Probing Option

Running Add-In Card Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Add-In Card (Tx) Tests" group.




Figure 47 Selecting Add-In Card (Tx) Tests

Unit Interval

 Table 106 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ±300 ppm.
- UI does not account for SSC dictated variations.

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 161, and select "Unit Interval".

Pass Condition

 $399.88 ps \, \leq \, UI \, \leq \, 400.12 ps$

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the pth 3500 UI clock recovery window advanced from the beginning of the data by p*100 UI, as described below.

NOTE

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 107 Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
Unit Interval	This test is not required. It is informative only.	

Template Tests

See Section 4.7.1 of the Card Electromechanical Specification for additional notes and test definitions.

Test Definition Notes from the Specification

 Table 108 Table 4-6 of the Card Electromechanical Specification.

Parameter	Value	Notes
V _{TXA}	\geq 514 mV	All Links are assumed active while generating this
V _{TXA_d}	\geq 360 mV	eye diagram. Transition and non-transition bits must be distinguished in order to measure compliance
T _{TXA}	\geq 287 ps	against the de-emphasized voltage level (T_{TXA_d}) .

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage lever (V_{TXA_d}). V_{TXA} and V_{TXA_d} are differential peak-to-peak output voltages.
- T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purposes at a BER of 10^{-12} .
- The values in Table 108 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.




Figure 48 Compliance Eye Diagram

Test References

 Table 109
 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express CEM Specification, Rev 1.1, Section 4.7.1, Figure 4-8	EM.4#19

Median to Max Jitter

Symbol	Parameter	Min	Nom	Max
JTXA-MEDIAN-to-MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.			56.5 ps

Table 110 J_{TX-A-MEDIAN-to-MAX-JITTER} for Add-In Card

Test Definition Notes from the Specification

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 63 ps for simulation purposes at a BER of 10^{-12} .
- The values in Table 110 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.

Limits

Maximum = 56.5 ps

Pass Condition

56.5 ps \leq T_{TXA-MEDIAN-to-MAX-JITTER}

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 161, and select "Median to Max Jitter".

Test References

Table 111 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express CEM Specification, Rev 1.1, Table 4-7	EM.4#13, EM.4#19

Eye-Width

Table 112 T_{TXA} for Add-In Card

Symbol	Parameter	Min	Nom	Max
T _{TXA}	Minimum TX Eye Width	287 ps		

Test Definition Notes from the Specification

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- $J_{TXA-MEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 274 ps for simulation purposes at a BER of 10^{-12} .
- The values in Table 112 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.
- T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purposes at a BER of 10^{-12} .
- **NOTE** The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

Limits

Minimum = 287 ps

Pass Condition

287 ps \leq T_{TXA}

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 161, and select "Eye-Width".

12 Add-In Card (Tx) Tests, PCI-E 1.1

Test References

Table 113 Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express CEM Specification, Rev 1.1, Table 4-7	EM.4#13, EM.4#19

Peak Differential Output Voltage

Table 114 V_{TX-DIFFp-p} for Add-in Card

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.8 V		1.2 V

Test Definition Notes from the Specification

- This is the ration of the $V_{TX\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TX\text{-}DIFFp\text{-}p}$ of the first bit after a transition.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 161, and select "Peak Differential Output Voltage".

Pass Condition

 $0.8 \text{ V} \leq \text{V}_{\text{TX-DIFF-p-p}} \leq 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:


i is the index of all waveform values. $V_{\rm DIFF}$ is the Differential Voltage signal.

Test References

 Table 115
 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express Base Specification, Rev 1.1, Table 4-5	EM.4#19

12 Add-In Card (Tx) Tests, PCI-E 1.1



13

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

System Board (Tx) Tests, PCI-E 1.1

Probing the Link for System Board Compliance 172 Running System Board Tests 174

This section provides the Methods of Implementation (MOIs) for System Board Transmitter tests using an Agilent 90000X series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for System Board Compliance

Connecting the Signal Quality Load Board for System/Motherboard Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the system/motherboard powered off, connect the Compliance PCI Express Signal Quality Load Board into the connector under test. The PCI Express Signal Quality Load Board has edge fingers for x1, x4, x8 and x16 connectors.

The PCI Express Signal Quality Load Board will cause a PCI Express 1.1 Base Specification System/motherboard to enter the compliance sub-state of the polling state. During this state the device under test will repeatedly send out the compliance pattern defined in the PCI Express Base Specification.



Figure 49 SMA Probing Option




Figure 50 Resistor Terminations for Lanes without SMA Probing

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to TX LANE 1 P (where Lane 1 is under test).
 - **b** Digital Storage Oscilloscope channel 3 to TX LANE 1 N (where Lane 1 is under test).

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 46 on page 160). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.



Figure 51 Connecting the PCI Express Signal Quality Test Fixture

Running System Board Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "System Board (Tx) Tests" group.




Figure 52 Selecting System Board (Tx) Tests

Unit Interval

Table 116 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ± 300 ppm.
- UI does not account for SSC dictated variations.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 174, and select "Unit Interval".

Pass Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 117 Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
Unit Interval	This test is not required. It is informative only.	

Template Tests

See Section 4.7.3 of the Card Electromechanical Specification for additional notes and test definitions.

Test Definition Notes from the Specification

 Table 118 Table 4-8 of the Card Electromechanical Specification

Parameter	Value	Notes
V _{TXS}	\geq 274 mV	All Links are assumed active while generating this
V _{TXS_d}	\geq 253 mV	eye diagram. Transition and nontransition bits must be distinguished in order to measure compliance
T _{TXS}	\geq 246 ps	against the de-emphasized voltage level (T_{TXS_d}) .

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage lever (V_{TXS_d}). V_{TXS} and V_{TXS_d} are differential peak-to-peak output voltages.
- T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purposes at a BER of 10^{-12} .
- The values in Table 118 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the isolated edge-finger boundary of an add-in card when mated with a connector. The eye diagram is defined and centered with respect to the jitter median. The jitter median should be calculated across any 250 consecutive UIs. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.




Figure 53 System Board Tx Compliance Eye Diagram

Test References

Table 119 Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
Template Tests	PCI Express CEM Specification, Rev 1.1, Section 4.7.3, Figure 4-10	EM.4#20, EM.4#14

Median to Max Jitter

Table 120 T _{TXS-MEDIAN-to-MAX-JITTER} for 3	System E	Board
---	----------	-------

Symbol	Parameter	Min	Nom	Max
T _{TXS-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			77 ps

Test Definition Notes from the Specification

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- J_{TXS-MDEDIAN-to-MAX-JITTER} is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 83.5 for simulation purposes at a BER of 10^{-12} .
- The values in Table 120 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.

Limits

Maximum = 77 ps

Pass Condition

77 ps > $T_{TXS-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 174, and select "Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 of the Base Specification.

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

 Table 121 Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
Median to Max Jitter	PCI Express CEM Specification, Rev 1.1, Table 4-9	EM.4#20, EM.4#14

Eye-Width

 Table 122 T_{TXS} for System Board

Symbol	Parameter	Min	Nom	Max
T _{TXS}	Minimum TX Eye Width	246 ps		

Test Definition Notes from the Specification

- An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.
- J_{TXS-MDEDIAN-to-MAX-JITTER} is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 83.5 for simulation purposes at a BER of 10^{-12} .
- The values in Table 122 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the edge-finger boundary on the add-in card. The eye diagram is defined and centered with respect to the jitter median. Exact conditions required for verifying compliance while generating this eye diagram are given in the "PHY Electrical Test Considerations for PCI Express Architecture" document.
- T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purposes at a BER of 10^{-12} .

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

Limits

Minimum = 246 ps

Pass Condition

246 ps \leq Ttx_S.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 174, and select "Eye-Width".

Test References

Table 123 Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
Eye-Width	PCI Express CEM Specification, Rev 1.1, Table 4-9	EM.4#20, EM.4#14

Peak Differential Output Voltage

Table 124 V_{TXS-DIFFp-p} for System Board

Symbol	Parameter	Min	Nom	Max
V _{TXS-DIFFp-p}	Differential Pk-Pk Output Voltage	0.253 V		1.200 V

Test Definition Notes from the Specification

- This is the ration of the $V_{TXS\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TXS\text{-}DIFFp\text{-}p}$ of the first bit after a transition.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 174, and select "Peak Differential Output Voltage".

Pass Condition

 $0.253~V~\leq~V_{TX\text{-}DIFF\text{-}p\text{-}p}~\leq~1.200~V$

Measurement Algorithm.


$$V_{\text{TXS-DIFFp-p}} = 2 \times \left| V_{\text{TXS-D+}} - V_{\text{TXS-DIFF-}} \right|$$

Test References

Table 125 Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
Peak Differential Output Voltage	PCI Express CEM Specification, Rev 1.1, Table 4-9	EM.4#20


13 System Board (Tx) Tests, PCI-E 1.1



Part IV 2.5 GT/s PCI Express Version 2.0



Part IV



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

14 Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Full Power

Probing the Link for Tx Compliance 186 Tx Compliance Test Load 190 Running Signal Quality Tests 190 Running Common Mode Voltage Tests 203

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Tx Compliance

Transmitter tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the transmitter link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Base Specification) will be transmitted.

	Probing Configurations			Captured W	aveforms		Oscilloscope Specifications	
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)	
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	6 GHz	70 ps	
DUT Connection	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	6 GHz	70 ps	
	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No	6 GHz	70 ps	

Table 126 Probing Options for Transmitter Testing

*Typical

Single-Ended SMA Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 54 Single-Ended SMA Probing

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.

For more information on the probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

Place single-ended grounds as close to the signal line's reference ground as possible.




Figure 55 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 56 Differential Probing

Tx Compliance Test Load

The compliance test load for driver compliance is shown in Figure 4-25 (Base Specification)




Figure 57 Driver Compliance Test Load.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.




Figure 58 Selecting Transmitter (Tx) Signal Quality Tests

Tx, Unit Interval

Test Definition Notes from the Specification

 Table 127 UI from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC induced variations. See Note 1.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

• UI is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "Unit Interval".

Pass Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the current 3500 UI clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Template Tests

See Section 4.3.3.1 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

- The TX eye diagram in Figure 4-24 of the Base Specification is specified using the passive compliance/test measurement load in place of any real PCI Express interconnect + RX component.
- There are two eye diagrams that must be met for the Transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams will differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit will always be relative to the transition bit.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.




Figure 59 Minimum Transmitter Timing and Voltage Output Compliance Specification.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Median to Max Jitter

Test Definition Notes from the Specification

Table 128 $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ from Table 4-5 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			0.125 UI

NOTE: Measured differently at zero crossing points after applying the 2.5 GT/s clock recovery function.

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

Maximum = 0.125 UI

Pass Condition

0.125 UI > $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "Median to Max Jitter".

Measurement Algorithm

A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the Transmitter using the clock recovery function specified in Section 4.3.3.2 of the Base Specification. $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget using the clock recovery function specified in Section 4.3.3.2 of the Base Specification.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. This parameter is measured with the equivalent of a zero jitter reference clock. The T_{TX-EYE} measurement is to be met at the target bit error rate. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Eye-Width

Test Definition Notes from the Specification

 Table 129 Eye Width from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-EYE}	Transmitter Eye including all jitter sources	0.75 (min)	0.75 (min)	UI	Does not include SSC or Refclk jitter. Includes Rj at 10 ⁻¹² . See below notes. Note that 2.5 GT/s and 5.0 GT/s use different jitter determination methods.

NOTE: Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥ 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require an oscilloscope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. At least 10^5 UI of data must be acquired.

NOTE 2: Transmitter jitter is measured by driving the Transmitter under tests with a low jitter "ideal" clock and connecting the DUT to a reference load.

NOTE 3: Transmitter raw jitter data must be convolved with a filtering function that represents the worst case CDR tracking BW. 2.5 GT/s and 5.0 GT/s use different filter functions. After the convolution process has been applied, the center of the resulting eye must be determined and used as a reference point for obtaining eye voltage and margins.

NOTE 4: For 5.0 GT/s, de-emphasis timing jitter must be removed. An Additional HPF function must be applied. This parameter is measured by accumulating a record length of 10^6 UI while the DUT outputs a compliance pattern. $T_{MIN-PULSE}$ is defined to be nominally 1 UI wide and is bordered on both sides by pulses of opposite polarity.

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

• A $T_{TX-EYE} = 0.75$ UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER-MAX} = 0.25$ UI for the Transmitter using the clock recovery function specified in Section 4.3.3.2. $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget using the clock recovery function specified in Section 4.3.3.2.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. This parameter is measured with the equivalent of a zero jitter reference clock. The T_{TX-EYE} measurement is to be met at the target bit error rate. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Limits

Minimum = 0.75 UI

Pass Condition

 $0.75 \text{ UI} < T_{\text{TX-EYE}}$.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "Eye-Width".

Measurement Algorithm

The maximum Transmitter jitter can be derived as follows.

 $T_{\text{TX-MAX-JITTER}} = 1 - T_{\text{TX-EYE}} = 0.25 \text{ UI}$

This parameter is measured with the equivalent of a zero jitter reference clock.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Peak Differential Output Voltage

Test Definition Notes from the Specification

Table 130 Peak Differential Output Voltage from Table 4-9 of the Base Specification: 2.5 and5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-DIFF-PP}	Differential p-p Tx voltage swing		0.8 (min) 1.2 (max)	V	As measured with compliance test load. Defined as 2* V _{TXD+} - V _{TXD-} .

- This is the ration of the $V_{TX\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TX\text{-}DIFFp\text{-}p}$ of the first bit after a transition.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "Peak Differential Output Voltage".

Pass Condition

 $0.8 \text{ V} \leq \text{V}_{\text{TX-DIFF-p-p}} \leq 1.2 \text{ V}$

Measurement Algorithm.

$$V_{\text{TX-DIFFp-p}} = 2 \times |V_{\text{TX-D+}} - V_{\text{TX-DIFF-}}|$$

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Rise/Fall Time

Test Definition Notes from the Specification

 Table 131 Rise/Fall Time from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s

 Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-RISE-FALL}	Transmitter rise and fall time	0.125 (min)	0.15 (min)	UI	Measured differently from 20% to 80% of swing. See below Note.

NOTE: Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥ 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require a scope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. For measurement setup details, refer to below figure. At least 10^5 UI of data must be acquired.

Tx, Rise/Fall Time is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.
- Measured between 20-80% at Transmitter package pins into a test load as shown in Figure 4-25 for both V_{TX-D+} and V_{TX-D-} .

Limits

Minimum = 0.125 UI

Pass Condition

0.125 UI < $T_{TX-RISE}$, $T_{TX-FALL}$.

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "Rise/Fall Time".

Measurement Algorithms

Rise/Fall time is limited to only rising or falling edges of consecutive transitions for transmitter measurements. Rise/Fall Time is taken independently on each single ended waveform source when you use two single ended probes or two SMA cables as the signal source. Differential signal Rise/Fall Time show up when you select Differential probe type.

Rise Time. The Rise Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the rising edge of the waveform.

 $t_{RISE}(n) = t_{HI+}(i) - t_{LO+}(j)$

Where:

t_{RISE} is a Rise Time measurement.

 $t_{\rm HI^+}$ is a set of $t_{\rm HI}$ for rising edges only.

 t_{LO+} is a set of t_{LO} for rising edges only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO^+}$ and $t_{\rm HI^+}$

n is the index of rising edges in the waveform.

Rise Time for $v_{D+}(t)$ is as follows:

 $t_{D+RISE}(n) = t_{D+HI+}(i) - t_{D+LO+}(j)$

and for $v_{D}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Fall Time. The Fall Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LO reference level is crossed on the falling edge of the waveform.

 $t_{FALL}(n) = t_{LO-}(i) - t_{HI-}(j)$

Where:

t_{FALL} is a Fall Time measurement.

 $t_{\rm HI-}$ is set of $t_{\rm HI}$ for falling edge only.

 t_{LO-} is set of t_{LO} for falling edge only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO-}$ and $t_{\rm HI-}$

n is the index of falling edges in the waveform.

Fall Time for $v_{D+}(t)$ is as follows:

 $t_{D+FALL}(n) = t_{D+LO-}(i) - t_{D+HI-}(j)$

and for $v_{D-}(t)$:

 $t_{D-FALL}(n) = t_{D-LO-}(i) - t_{D-HI-}(j)$

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, De-emphasized Voltage Ratio

Test Definition Notes from the Specification

Table 132 De-emphasized Voltage Ratio from Table 4-9 of the Base Specification: 2.5 and 5.0GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio	3.0 (min) 4.0 (max)	3.0 (min) 4.0 (max)	dB	See Section 4.3.3.9 and Note 11 for details.
V _{TX-DE-RATIO-6dB}	Tx de-emphasis level ratio	N/A	5.5 (min) 6.5 (max)	dB	See Section 4.3.3.9 and Note 11 for details.

NOTE: Root complex Tx de-emphasis is configured from Upstream controller. Downstream Tx de-emphasis is set via a command, issued at 2.5 GT/s. For details, refer to the appropriate location in Section 4.2.

Tx, De-emphasized Voltage Ratio is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2 of the Base Specification. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Limits

Minimum = -3.0 dB and Maximum = -4.0 dB

Pass Condition

 $-4.0 \text{ dB} < V_{\text{TX-DE-RATIO}} < -3.0 \text{ dB}.$

Test Procedure

Follow the procedure in "Running Signal Quality Tests" on page 190, and select "De-emphasized Voltage Ratio".

Measurement Algorithm

This is the ratio of the $V_{TX\text{-}DIFFp\text{-}p}$ of the second and following bits after a transition divided by the $V_{TX\text{-}DIFFp\text{-}p}$ of the first bit after a transition.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Running Common Mode Voltage Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Common Mode Voltage" in the "Transmitter (Tx) Tests" group.

PCI Expres	s PCIE Device 1 *	
File View	Help	
D 📽 🖬 🔤		
Task Flow _ Set Up Select Tests Configure Configure	Select Tests Configure Connect Run Tests Results Html Report All PCI Express Tests PCIE 2.0 Tests (2.5 GT/s) Transmitter (Tx) Tests Signal Quality Common Mode Voltage RMS AC Peak Common Mode Output Voltage Avg DC Common Mode Output Voltage DC Common Mode Output Voltage DC Common Mode Line Delta 	
\downarrow	Test: (None Selected)	
Run Tests	Description: (Select a Single Test)	< >
✓ 4 Tests Check	the test(s) you would like to run Connection: UNKNOWN	1

Figure 60 Selecting Transmitter (Tx) Common Mode Voltage Tests

Tx, RMS AC Peak Common Mode Output Voltage

Table 133 V_{TX-CM-AC-P} from Table 4-9 of the Base Specification.

Symbol	Parameter	Min	Nom	Max
V _{TX-CM-AC-P}	RMS AC Peak Common Mode Output Voltage			20 mV

Test Definition Notes from the Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 of the Base Specification and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 of the Base Specification.

Limits

Maximum = 20 mV

Pass Condition

20 mV > $V_{TX-CM-ACp}$.

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 203, and select "RMS AC Peak Common Mode Output Voltage".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 186).

Measurement Algorithm

$$V_{\text{TX-CM-ACp}} = RMS \left(\frac{|V_{\text{TX-D+}} + V_{\text{TX-D-}}|}{2} - V_{\text{TX-CM-DC}} \right)$$
$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Avg DC Common Mode Output Voltage

Test Definition Notes from the Specification

 Table 134 Average DC Common Mode Output Voltage from Table 4-9 of the Base

 Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-DC-CM}	Transmitter DC common-mode voltage	0 (min) 3.6(max)	0 (min) 3.6 (max)	V	The allowed DC common-mode voltage at the Transmitter pins under any conditions.

Tx, Average DC Common Mode Output Voltage is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

 $0~V \leq V_{TX\text{-}DC\text{-}CM} \leq 3.6~V$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 203, and select "Avg DC Common Mode Output Voltage".

NOTE This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 186).

Measurement Algorithm

The Avg DC Common Mode Voltage measurement computes the DC average of the common mode signal:

$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

NOTE

The base specification states that $V_{TX-DC-CM}$ must be held at the same value during all states. For complete validation, this measurement should be performed on the device in all states and the results compared.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, DC Common Mode Line Delta

Test Definition Notes from the Specification

 Table 135 DC Common Mode Line Delta from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-CM-DC-LINE} -DELTA	Absolute Delta of DC Common Mode Voltage between D+ and D-	0 (min) 25(max)	0 (min) 25 (max)	mV	$\begin{array}{l} V_{TX-CM-DC-D+[during L0]} & \\ V_{TX-CM-DC-D-[during L0]} \leq \\ 25mV \\ V_{TX-CM-DC-D} & & DC_{(avg)} \text{ of } \\ VTX-D+ [during L0] \\ V_{TX-CM-DC-D} & & DC_{(avg)} \text{ of } \\ VTX-D- [during L0] \end{array}$

Tx, DC Common Mode Line Delta is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Limits

 $0 V < V_{TX-CM-LINE-DELTA} \le 25 mV$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 203, and select "DC Common Mode Line Delta".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 186).

Measurement Algorithm

$$|V_{\text{TX-CM-DC-D+}} - V_{\text{TX-DM-DC-D-}}| \le 25 \text{ mV}$$
$$V_{\text{TX-CD-DC-D+}} = DC_{(avg)} \text{ of } |V_{\text{TX-D+}}|$$
$$V_{\text{TX-CD-DC-}} = DC_{(avg)} \text{ of } |V_{\text{TX-D-}}|$$

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, DC Common Mode Output Voltage Variation

Test Definition Notes from the Specification

The TX DC common mode voltage ($V_{TX-DC-CM}$) must be held at the same value during all states. The allowable range for $V_{TX-DC-CM}$ is 0 to 3.6 V (±100 mV).

Limits

 $|V_{TX-DC-CM-VARIATION}| \le 100 \text{ mV}$

Test Procedure

Follow the procedure in "Running Common Mode Voltage Tests" on page 203, and select "DC Common Mode Output Voltage Variation".

NOTE

This test is only available when the single-ended or SMA probing method has been used (see "Probing the Link for Tx Compliance" on page 186).

Measurement Algorithm

The Tx DC Common Mode Output Voltage Variation measurement computes the worst case positive or negative excursion of the common mode signal from the average DC Common Mode Voltage $V_{TX-DC-CM}$

```
V_{TX-DC-CM-VARIATION} = | Max(Max(V_{CM(i)}), Min(V_{CM(i)})) - V_{TX-DC-CM} |
```

Where:

i is the index of all waveform values.

 V_{CM} is the common mode signal $(V_{TX-D+} + V_{TX-D-})/2$.

Test References

Table 136 DC Common Mode Output Voltage Variation Test References

Test Name	Reference	PCI-SIG Assertions
DC Common Mode Output Voltage Variation	PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.0RD, Section 4.1.6	PHY.3.1#12



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

15 Transmitter (Tx) Tests, 2.5 GT/s, PCI-E 2.0, Low Power

Probing the Link for Tx Compliance 211 Tx Compliance Test Load 211 Running Signal Quality Tests 211 Running Common Mode Voltage Tests 214

This section provides the Methods of Implementation (MOIs) for Transmitter tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

The PCIe 2.0 base specification describes the Low Power specification as optional. From "4.3.3.2. Low and Full Swing Transmitter Output Levels":

Both the 2.5 GT/s and 5.0 GT/s PCI Express specifications define two voltage swing levels: full swing and low swing. Full swing signaling implements de-emphasis, while low swing does not. Typically, low swing is specified for power sensitive applications where a shorter channel is acceptable. The requirement as to whether a Transmitter need support full swing, low swing, or both modes, is dependent on its usage model. The method by which the output mode is selected is not explicitly defined in this specification, and may be implementation dependent. Note: All PCI Express device Transmitters must support full swing signaling, while support for half swing signaling is optional.

While two different Transmitter output signaling levels are defined, only a single Receiver specification is defined; this implies that margins (as specified at the Receiver) are identical regardless of the Transmitter's output swing capabilities. It also implies that the channel's characteristics need to be matched to the Transmitter output swing. Typically, low swing output is utilized for short channels, such as would occur in mobile platforms.

PCIe 2.0 Low Power Transmitter Tests consist of all tests from PCIe 2.0 Full (Standard) Power Tests except de-emphasis Tests. The following table shows all the PCIe 2.0 Low Power Tests:



Test Name	Remarks	See
Unit Interval	Same as Full Power	page 192.
Template Tests	Different	page 212.
Median to Max Jitter	Different	page 212.
Eye-Width	Different	page 212.
Peak Differential Output Voltage	Different	page 213.
Rise/Fall Time	Same as Full Power	page 199.
RMS AC Peak Common Mode Output Voltage	Same as Full Power	page 204.
Avg DC Common Mode Output Voltage	Same as Full Power	page 205.
DC Common Mode Output Voltage Variation	Same as Full Power	page 207.
DC Common Mode Line Delta	Same as Full Power	page 206.

Table 137 PCIE 2.0 Low Power Transmitter Tests

All the tests above remarked with "Same as Full Power" share the same Method of Implementation (MOI) with PCIE 2.0 Full Power (refer to the page numbers shown). The differences in the test method are described in this chapter.

Probing the Link for Tx Compliance

When performing low-power transmitter tests, probing is the same as for full-power tests. See "Probing the Link for Tx Compliance" on page 186.

Tx Compliance Test Load

When performing low-power transmitter tests, the compliance test load is the same as for full-power tests. See "Tx Compliance Test Load" on page 190.

Running Signal Quality Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Signal Quality" in the "Transmitter (Tx) Tests" group.




Figure 61 Selecting Transmitter (Tx) Signal Quality Tests

Tx, Unit Interval

When performing low-power transmitter tests, the Tx Unit Interval test is the same as for full-power tests. See "Tx, Unit Interval" on page 192.

Tx, Template Tests (Low Power)

Test Definition/Reference

PCIE base specification 2.0 section 4.3.3.5.




Figure 62 Low Swing Tx Parameters, Figure 4-27 in Base Specification v2.0

Difference in Test Procedure Compared to Full Power

- Different Eye diagram used. The Eye diagram can be found in Figure 2.2 of Mobile Low Power PCIE Specification.
- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.

See Also "Tx, Template Tests" on page 193.

Tx, Median to Max Jitter (Low Power)

Difference in Test Procedure Compared to Full Power

- Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.
- See Also "Tx, Median to Max Jitter" on page 194.

Tx, Eye-Width (Low Power)

Difference in Test Procedure Compared to Full Power

• Eye diagram only runs once with both transition and non-transition bits since de-emphasis is no longer needed for low power specification.

See Also "Tx, Eye-Width" on page 196.

Tx, Peak Differential Output Voltage (Low Power)

Difference in Test Procedure Compared to Full Power

• Different specification used:

Table 138 Peak Differential Output Voltage from Table 4-9 of the Base Specification: 2.5 and5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-DIFF-PP} -LOW	Low power differential p-p Tx voltage swing	()	0.4 (min) 1.2 (max)	V	As measured with compliance test load. Defined as 2* V _{TXD+} - V _{TXD-} .

• Low swing output, defined by VTX-DIFF-PP-LOW must be implemented as shown in Figure 4-27 (Base Specification) with no de-emphasis.

See Also "Tx, Peak Differential Output Voltage" on page 198.

Tx, Rise/Fall Time

When performing low-power transmitter tests, the Tx Rise/Fall Time test is the same as for full-power tests. See "Tx, Rise/Fall Time" on page 199.

Running Common Mode Voltage Tests

When performing low-power transmitter tests, the common mode voltage tests are the same as for full-power tests. See "Running Common Mode Voltage Tests" on page 203.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Receiver (Rx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for Rx Compliance 216 Running Receiver Tests 219

16

This section provides the Methods of Implementation (MOIs) for Receiver tests using an Agilent 90000X series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

NOTE

None of the included receiver tests validate the receiver's ability to correctly receive data (also known as receiver tolerance). Rather, they validate that the signal as seen by the receiver meets or exceeds various parameters (maximum voltage, jitter, eye width, etc.). These tests validate the transmitter and interconnect. Separate receiver tolerance testing is required to ensure the receiver is correctly receiving data.



Probing the Link for Rx Compliance

Receiver tests are done by probing the link as close as is feasibly possible to the pins of the receiver device. Alternatively, a dummy load can be used for the termination of the link. To probe the receiver link, you can:

- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

	Probing (Configuratio	Captured Waveforms		
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode
DUT	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes
Connection	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No

Table 139 Probing Options for Receiver Testing

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 - Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

Channel-to-channel deskew is required using this technique because two channels are used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 63 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

A single channel of the oscilloscope is used, so de-skew is not necessary.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

16 Receiver (Rx) Tests, 2.5 GT/s, PCI-E 2.0




Figure 64 Differential Probing

Running Receiver Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Receiver (Rx) Tests" group.

🔆 PCI Express PCIE Device 1 *	
File View Help	
Task Flow Set Up Select Tests Configure Connect Run Tests Results Html Report	1
Set Up	
Receiver (Rx) Tests	
Unit Interval	
Select Tests	
✓ ○ Eye-Width ✓ ○ Peak Differential Output Voltage	
🔽 🔿 AC Peak Common Mode Input Voltage	
Configure	
\checkmark	
Connect	
Test: (None Selected)	
Run Tests Description: (Select a Single Test)	~
	~
✓ 6 Tests Check the test(s) you would like to run Connection: UNKNOWN	

Figure 65 Selecting Receiver (Rx) Tests

Rx, Unit Interval

Test Definition Notes from the Specification

 Table 140 Unit Interval from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s Receiver

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	ps	UI does not account for SSC caused variations.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ±300 ppm.
- UI does not account for SSC dictated variations.
- No test load is necessarily associated with this value.

Rx, Template Test

See Section 4.3.4 of the Base Specification for additional notes and test definitions.

Test Definition Notes from the Specification

• The RX eye diagram in Figure 4-26 of the Base Specification is specified using the passive compliance/test measurement load (see Figure 4-25, Base Specification) in place of any real PCI Express RX component.

NOTE

In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 4-25, Base Specification) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 4-26, Base Specification) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon.

- The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.
- The eye diagram must be valid for any 250 consecutive UIs.
- A recovered RX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the RX UI.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 219, and select "Template Test".

Test References

Table 4-12, PCI Express Base Specification v2.0.

The total number of mask violation shall be 0.

Rx, Median to Max Jitter

 Table 141
 T_{RX-EYE-MEDIAN-to-MAX-JITTER} from Table 4-12 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE-} MEDIAN-to-MAX-JITTER	Maximum time delta between the jitter median and maximum deviation from the median.			0.3 UI

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{RX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI to be measured after the clock recovery function in Section 4.3.3.2.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.
- The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.64. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. The RX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as the reference for the eye diagram. The T_{RX-EYE} measurement is to be met at the target bit error rate. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.

Limits

Maximum = 0.3 UI

Pass Condition

0.3 UI > $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 219, and select "Median to Max Jitter".

Measurement Algorithm

Refer to "Rx, Median to Max Jitter" on page 221 for Rx Median-to-Max Jitter measurement algorithm.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Rx, Eye-Width

Table 142 T_{RX-EYE} from Table 4-12 of the Base Specification

Symbol	Parameter	Min	Nom	Max
T _{RX-EYE}	Minimum Receiver Eye Width	0.4 UI		

Test Definition Notes from the Base Specification

- The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 T_{RX-EYE} = 0.6$ UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

- The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total 0.64. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. The RX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as the reference for the eye diagram. The T_{RX-EYE} measurement is to be met at the target bit error rate. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ is to be met using the compliance pattern at a sample size of 1,000,000 UI.
- See the "PCI Express Jitter and BER" white paper for more details on the Rx-Eye measurement.

Limits

Minimum = 0.40 UI

Pass Condition

0.40UI < T_{RX-EYE}.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 219, and select "Eye-Width".

Measurement Algorithm

Refer to "Rx, Eye-Width" on page 222 for Eye Width measurement algorithm.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Rx, Peak Differential Output Voltage

Test Definition Notes from the Specification

Table 143 Peak Differential Output Voltage from Table 4-12 of the Base Specification: 2.5and 5.0 GT/s Receiver Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-DIFF-PP-CC}	Differential Rx peak-peak voltage for common Refclk Rx architecture	0.175 (min) 1.2 (max)	0.120 (min) 1.2 (max)	V	See Section 4.3.7.2.2.
V _{RX-DIFF-PP-DC}	Differential Rx peak-peak voltage for data clocked Rx architecture	0.175 (min) 1.2 (max)	0.100 (min) 1.2 (max)	V	See Section 4.3.7.2.2.

• $V_{RX-DIFFp-p} = 2^* |V_{RX-D+} - V_{RX-D-}|$

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 219, and select "Peak Differential Output Voltage".

Limits

Minimum = 0.40 UI and Maximum = 1.200 V

Pass Condition

 $0.175 \text{ V} < V_{\text{RX-DIFFp-p}} < 1.200 \text{ V}$

Measurement Algorithm

Refer to "Rx, Peak Differential Output Voltage" on page 224 for Differential Voltage measurement algorithms.

NOTE For receiver testing, Eye Height is measured on all UIs.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Rx, AC Peak Common Mode Input Voltage

Symbol	Parameter	Min	Nom	Max
V _{RX-CM-AC-P}	AC Peak Common Mode Input Voltage			150 mV

Table 144 V_{RX-CM-AC-P} from Table 4-12 of the Base Specification

Test Definition Notes from Specification

• Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured using the clock recovery function specified in Section 4.3.3.2. Also refer to the Transmitter compliance eye diagram shown in Figure 4-26 (Base Specification). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered using the clock recovery function specified in Section 4.3.3.2 must be used as a reference for the eye diagram.

Limits

Maximum = 150 mV

Pass Condition

150 mV > $V_{RX-CM-ACp}$.

Test Procedure

Follow the procedure in "Running Receiver Tests" on page 219, and select "AC Peak Common Mode Input Voltage".

Measurement Algorithms

This measurement is made over 250 consecutive bits defined in Section 3.4 of the Base Specification.

$$V_{\text{RX-CM-AC}} = \frac{|V_{\text{RX-D+}} + V_{\text{RX-D-}}|}{2} - V_{\text{RX-CM-DC}}$$
$$V_{\text{RX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{RX-D+}} + V_{\text{RX-D-}}|}{2}$$

Test References

Table 4-12, PCI Express Base Specification v2.0.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

17 Add-In Card (Tx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for Add-In Card Compliance 228 Running Add-In Card Tests 231

This section provides the Methods of Implementation (MOIs) for Add-In Card Transmitter tests using an Agilent 90000X series Infiniium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Add-In Card Compliance

Connecting the Signal Quality Load Board for Add-in Card Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the Add-in card fixture power supply powered off, connect the power supply connector to the Add-in card test fixture, and connect the device under test add-in card to the by-16 or by-1 connector slot.




Figure 66 Compliance Base Board (CBB) Add-in Card Fixture




Figure 67 Compliance Base Board (CBB) SMA Probing Option

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to the TX LANE P under test (where Lane 1 is under test in this example shown in Figure 67 above).
 - **b** Digital Storage Oscilloscope channel 3 to the TX LANE N under test (where Lane 1 is under test in this example shown in Figure 67 above).

The Compliance Base Board labeled PCITX Rev 02-04-03 silk screen incorrectly labels the add-in card transmitter probing locations as RX.

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 68 on page 230). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.

3 Connect adequate load to the power supply to assure it is regulating and turned on. Generally, one IDE hard drive will provide adequate load.

NOTE

17 Add-In Card (Tx) Tests, 2.5 GT/s, PCI-E 2.0

4 Turn on the power supply. DS1 LED (located near the ATX power supply connector) should turn on. If the LED is on, but the power supply does not turn on, check that the jumper J7 is installed between J7-1 and J7-2.




Figure 68 Compliance Base Board (CBB) Active Probing Option

Running Add-In Card Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Add-In Card (Tx) Tests" group.

🔆 PCI Express PCIE Device 1 * 📃 🗖 🔀
File View Help
Task Flow _ Set Up Select Tests Configure Connect Run Tests Results Html Report
Set Up Set Up Configure Configure Connect
Test Group: Add-in Card (Tx) Tests
Run Tests Description: Tests performed at the add-in card interface on the add-in card transmitter path. These tests are specified in section 4.7.2 of the PCI Express Card Electromechanical Specification, Rev 2.0
✓ 5 Tests Check the test(s) you would like to run Connection: UNKNOWN

Figure 69 Selecting Add-In Card (Tx) Tests

Add-In Card Tx, Unit Interval

Test Definition Notes from the Specification

Table 145 Unit Interval from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/sTransmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	· · · ·	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC caused variations. See below note.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

- UI (Unit Interval) is specified to be ±300 ppm.
- UI does not account for SSC dictated variations.

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 231, and select "Unit Interval".

Pass Condition

 $399.88 \text{ps} \le \text{UI} \le 400.12 \text{ps}$

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the pth 3500 UI clock recovery window advanced from the beginning of the data by p*100 UI, as described below.

NOTE

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 4-9, Section 4.3.3.5, PCI Express Base Specification v2.0.

Add-In Card Tx, Template Tests

Test Definition Notes from the Specification

 Table 146 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-7 of the Base Specification at 2.5 GT/s

Parameter	Min	Max	Unit	Comments
V _{TXA}	360	1200	mV	Notes 1, 2, 5
V _{TXA_d}	514	1200	mV	Notes 1, 2, 5

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}). V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 63 ps for simulation purposes at a BER of 10^{-12} .

NOTES 5: The values in Table 146 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.

Test References

Table 4-7, Section 4.7.1, PCI Express Base Specification v2.0.

Add-In Card Tx, Median to Max Jitter

Test Definition Notes from the Specification

 Table 147 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-7 of the Base Specification at 2.5 GT/s

Parameter	Min	Max	Unit	Comments
T _{TXA}	287		ps	Notes 1, 3, 5
J _{TXA-MEDIAN-to-MAX-JITTER}	126	56.5	ps	Notes 1, 4, 5

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}). V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 63 ps for simulation purposes at a BER of 10^{-12} .

• NOTES 5: The values in Table 147 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.

Limits

Maximum = 56.5 ps

Pass Condition

56.5 ps \leq T_{TXA-MEDIAN-to-MAX-JITTER}

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 231, and select "Median to Max Jitter".

Test References

Table 4-7, Section 4.7.1, PCI Express Base Specification v2.0.

Add-In Card Tx, Eye-Width

Test Definition Notes from the Specification

 Table 148 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-7 of the Base Specification at 2.5 GT/s

Parameter	Min	Max	Unit	Comments
T _{TXA}	287		ps	Notes 1, 3, 5
J _{TXA-MEDIAN-to-MAX-JITTER}	126	56.5	ps	Notes 1, 4, 5

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}) . V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 63 ps for simulation purposes at a BER of 10^{-12} .

- NOTES 5: The values in Table 148 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express* Architecture document.
- The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

Limits

NOTE

Minimum = 287 ps

Pass Condition

 $287 \ ps \, \leq \, T_{TXA}$

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 231, and select "Eye-Width".

Test References

Table 4-7, Section 4.7.1, PCI Express Base Specification v2.0.

Add-In Card Tx, Peak Differential Output Voltage

Test Definition Notes from the Specification

 Table 149 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-7 of the Base Specification at 2.5 GT/s

Parameter	Min	Max	Unit	Comments	
V _{TXA}	360	1200	mV	Notes 1, 2, 5	
V _{TXA_d}	514	1200	mV	Notes 1, 2, 5	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}) . V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXA} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 274 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 63 ps for simulation purposes at a BER of 10^{-12} .

NOTES 5: The values in Table 149 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required

for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.

Test Procedure

Follow the procedure in "Running Add-In Card Tests" on page 231, and select "Peak Differential Output Voltage".

Pass Condition

 $0.8 \text{ V} \leq \text{V}_{\text{TX-DIFF-p-p}} \leq 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2^*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values. $V_{\rm DIFF}$ is the Differential Voltage signal.

Test References

Table 4-7, Section 4.7.1, PCI Express Base Specification v2.0.

17 Add-In Card (Tx) Tests, 2.5 GT/s, PCI-E 2.0



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

18 System Board (Tx) Tests, 2.5 GT/s, PCI-E 2.0

Probing the Link for System Board Compliance 240 Running System Board Tests 242

This section provides the Methods of Implementation (MOIs) for System Board Transmitter tests using an Agilent 90000X series Infinitum oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for System Board Compliance

Connecting the Signal Quality Load Board for System/Motherboard Testing

There are multiple pairs of SMA connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the system/motherboard powered off, connect the Compliance PCI Express Signal Quality Load Board into the connector under test. The PCI Express Signal Quality Load Board has edge fingers for x1, x4, x8 and x16 connectors.

The PCI Express Signal Quality Load Board will cause a PCI Express 1.1 Base Specification System/motherboard to enter the compliance sub-state of the polling state. During this state the device under test will repeatedly send out the compliance pattern defined in the PCI Express Base Specification.




Figure 70 SMA Probing Option




Figure 71 Resistor Terminations for Lanes without SMA Probing

- 2 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to TX LANE 1 P (where Lane 1 is under test).
 - **b** Digital Storage Oscilloscope channel 3 to TX LANE 1 N (where Lane 1 is under test).

When SMA probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMA probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes (see Figure 46 on page 160). For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the 1134A probe amplifier.

When using a single differential probe head, use oscilloscope channel 2.

18 System Board (Tx) Tests, 2.5 GT/s, PCI-E 2.0



Figure 72 Connecting the PCI Express Signal Quality Test Fixture

Running System Board Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "System Board (Tx) Tests" group.

🔆 PCI Express PCIE Device 1 *	
File View Help	
Task Flow Set Up Set Up Set Up All PCI Express Tests Set Up Image: Configure interval in	
Test: (None Selected)	
Run Tests	< >
✓ 5 Tests Check the test(s) you would like to run Connection: UNKNOWN	

Figure 73 Selecting System Board (Tx) Tests

System Board Tx, Unit Interval

Test Definition Notes from the Specification

Table 150 Unit Interval from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/sTransmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	()	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC caused variations. See below note.

• NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 242, and select "Unit Interval".

Pass Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the pth 3500 UI clock recovery window advanced from the beginning of the data by p*100 UI, as described below.

NOTE The UI measurement is not required at this point. It is provided as an informative test only.

NOTE The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 4-9, Section 4.3.3.5, PCI Express Base Specification v2.0.

System Board Tx, Template Tests

Test Definition Notes from the Specification

 Table 151 System-Board Transmitter Path Compliance Eye Requirements at 2.5 GT/s from

 Table 4-14 of the Base Specification

Parameter	Min	Max	Unit	Comments	
V _{TXS}	274	1200	mV	Notes 1, 2, 5	
V _{TXS_d}	253	1200	mV	Notes 1, 2, 5	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}) . V_{TXS} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 83.5 ps for simulation purposes at a BER of 10^{-12} .

NOTES 5: The values in Table 151 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 74 System Board Tx Compliance Eye Diagram

Test References

Table 4-14, Section 4.7.5, PCI Express Base Specification v2.0.

Median to Max Jitter

Test Definition Notes from the Specification

 Table 152 System-Board Transmitter Path Compliance Eye Requirements at 2.5 GT/s from

 Table 4-14 of the Base Specification

Parameter	Min	Max	Unit	Comments
T _{TXS}	246		ps	Notes 1, 3, 5
J _{TXS-MEDIAN-to-MAX-JITTER}	108		ps	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}) . V_{TXS} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 83.5 ps for simulation purposes at a BER of 10^{-12} .

NOTES 5: The values in Table 151 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.

Limits

Maximum = 77 ps

Pass Condition

77 ps > $T_{TXS-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 242, and select "Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 of the Base Specification.

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

Table 4-14, Section 4.7.5, PCI Express Base Specification v2.0.

Eye-Width

Test Definition Notes from the Specification

Table 153 System-Board Transmitter Path Compliance Eye Requirements at 2.5 GT/s from

 Table 4-14 of the Base Specification

Parameter	Min	Max	Unit	Comments
T _{TXS}	246		ps	Notes 1, 3, 5
J _{TXS-MEDIAN-to-MAX-JITTER}	108		ps	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}) . V_{TXS} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{TXA-MDEDIAN-to-MAX-JITTER}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10^6 UI. This value can be increased to 83.5 ps for simulation purposes at a BER of 10^{-12} .

NOTES 5: The values in Table 151 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express* Architecture document.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

Limits

Minimum = 246 ps

Pass Condition

246 ps \leq Ttx_S.

Test Procedure

Follow the procedure in "Running System Board Tests" on page 242, and select "Eye-Width".

Test References

Table 4-14, Section 4.7.5, PCI Express Base Specification v2.0.

Peak Differential Output Voltage

Test Definition Notes from the Specification

 Table 154 System-Board Transmitter Path Compliance Eye Requirements at 2.5 GT/s from

 Table 4-14 of the Base Specification

Parameter	Min	Max	Unit	Comments	
V _{TXS}	274	1200	mV	Notes 1, 2, 5	
V _{TXS_d}	253	1200	mV	Notes 1, 2, 5	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All Links are assumed active while generating this eye diagram.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}) . V_{TXS} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXS} is the minimum eye width. The sample size for this measurement is 10^6 UI. This value can be reduced to 233 ps for simulation purpose at BER 10^{-12} .

NOTE 4: $J_{\text{TXA-MDEDIAN-to-MAX-JITTER}}$ is the maximum median-to-peak jitter outlier as defined in the "PCI Express Base Specification, Revision 1.1." The sample size for this measurement is 10⁶ UI. This value can be increased to 83.5 ps for simulation purposes at a BER of 10⁻¹².

NOTES 5: The values in Table 154 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 75 System Board Tx Compliance Eye Diagram

Test Procedure

Follow the procedure in "Running System Board Tests" on page 242, and select "Peak Differential Output Voltage".

Pass Condition


 $0.253~V~\leq~V_{TX\text{-}DIFF\text{-}p\text{-}p}~\leq~1.200~V$

Measurement Algorithm.

 $V_{\text{TXS-DIFFp-p}} = 2 \times |V_{\text{TXS-D+}} - V_{\text{TXS-DIFF-}}|$

Test References


Table 4-14, Section 4.7.5, PCI Express Base Specification v2.0.



Part V 5.0 GT/s PCI Express Version 2.0



Part V



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

19 Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Tx Compliance 254 Tx Compliance Test Load 258 Running Tx Tests 258

This section provides the Methods of Implementation (MOIs) for Transmitter (Tx) 5.0 GT/s tests of PCI-E 2.0 using an Agilent 90000X series Infinitum oscilloscope, 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Tx Compliance

Transmitter tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the transmitter link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the Ch1 and Ch3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1169A probe amplifiers (with the negative lead grounded for single-ended measurements) and the Ch1 and Ch3 inputs of an oscilloscope that has 40 GS/s sample rate available on two channels.
- Use one differential probe head with the 1169A probe amplifier and the Ch2 input of an oscilloscope that has 40 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Base Specification) will be transmitted.

	Probing Configurations			Captured W	aveforms	-	tem cations
		Break				900	00X
	Probing Method	Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	12 GHz	70 ps
DUT Connection	Single-Ended (2 x 1169A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	12 GHz	70 ps
	Differential (1 x 1169A w/ Differential Probe Head)	Y/N	1	True	No	12 GHz	70 ps

Table 155 Probing Options for Transmitter Testing

*Typical

Single-Ended SMA Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel de-skew is required using this technique because two channels are used.




Figure 76 Single-Ended SMA Probing

Single-Ended Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel de-skew is required using this technique because two channels are used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

Place single-ended grounds as close to the signal line's reference ground as possible.




Figure 77 Single-Ended Probing

Differential Probing (Ch2)

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 78 Differential Probing

19 Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Tx Compliance Test Load

The compliance test load for driver compliance is shown in Figure 4-25 (Base Specification)




Figure 79 Driver Compliance Test Load.

Running Tx Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Transmitter (Tx) Tests" in the "PCIE 2.0 Tests" group.




Figure 80 Selecting Transmitter (Tx) Tests

Tx, Unit Interval

Test Definition Notes from the Specification

 Table 156 UI from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC induced variations. See Note 1.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

UI is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

- **1** Set the probe point to TX_2_0.
- **2** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.)
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Setup the labels and grid display settings on the oscilloscope (SetupUI.cmd).
- 5 Sets the scale and offset of the input channels to their optimum values.
- **6** Sets the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- **7** Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 8 Fit and display all data sample data on the screen.
- **9** Use the "Unit Interval" measurement on the scope (EZJit option) and the jitter TREND function.
- **10** Use marker to indicate the upper and lower limit on the FUNC3 (Trend data of UI measurements).
- 11 Measure the UI_max, UI_min and UI_average from the FUNC3.
- 12 Report the measurement results.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the current 3500 UI clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The mean TX UI is reported.

Test References

• Table 4-9, PCI Express Base Specification v2.0.

Tx, Rise/Fall Time

Test Definition Notes from the Specification

 Table 157 Rise/Fall Time from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s

 Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-RISE-FALL}	Transmitter rise and fall time	0.125 (min)	0.15 (min)	UI	Measured differently from 20% to 80% of swing. See below Note and Table 161.

NOTE: Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥ 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require a scope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. For measurement setup details, refer to below figure. At least 10^5 UI of data must be acquired.

Tx, Rise/Fall Time is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

19 Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0




Figure 81 Rise and Fall Time Definitions

- **1** Set the probe point to TX_2_0.
- 2 Perform the PreTest function (Utils.xml).
 - construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.)
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
 - This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize the FUNC2 as differential source.
 - verify if the triggers exist.
 - verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
 - verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Sets the scale and offset of the input channels to their optimum values.
- **5** Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 6 Measure the eye top and base using the histogram.
- 7 SetupRiseFallDifferential.cmd or SetupRiseFallSingleEnded.cmd:

- setup labels and grid display settings on the oscilloscope.
- enable the RiseTime and FallTime measurements for single ended input channels.
- enable the de-emphasis measurement for the differential waveform (FUNC2). This measurement value(s) will be used as test results for the De-emphasis Voltage Ratio test.
- set the timescale to 5 ns.
- 8 Configure the measurement thresholds settings:
 - 20% 50% 80% for the threshold values.
 - define the measurement top/base values (using the previously measured eye top and base using the histogram function).
 - 0V +/- 100mV hysteresis settings for the de-emphasis measurement of the FUNC2.
- 9 If the "Transition Time Threshold" configuration setting is "Fixed":
 - **a** Enable the jitter mode to turn on the ability to measure all the edges in the waveform and not just the first edge on the screen.
 - **b** Use the test step "GetMeasStatsStep" to obtain all the statistical measurement values that have been enabled previously (RiseTime, FallTime, and De-emphasis).
 - If the "Transition Time Threshold" configuration setting is "Variable":
 - a Scale the screen to show -1 to 1 UI.
 - **b** Enable the rise time and fall time measurement.
 - **c** Run the oscilloscope until it captures 2,000 edges of rise time/fall time measurement.
- **10** Find the minimum value from the minimum RiseTime and the minimum FallTime. This value will be used to compare against the specification limits.
- 11 Report the measurement results:
 - report the total edges used to perform the RiseTime and FallTime measurements.
 - report the minimum FallTime and the minimum RiseTime measured.

Rise/Fall time is limited to only rising or falling edges of consecutive transitions for transmitter measurements. Rise/Fall Time is taken independently on each single ended waveform sources when you use two single ended probes or two SMA cables as the signal source. Differential signal Rise/Fall Time show up when you select Differential probe type.

Rise Time. The Rise Time measurement is the time difference between when the V_{REF-HI} reference level is crossed and the $V_{REF-LOW}$ reference level is crossed on the rising edge of the waveform.

 $t_{RISE}(n) = t_{HI+}(i) - t_{LO+}(j)$

Where:

t_{RISE} is a Rise Time measurement.

 t_{HI+} is a set of t_{HI} for rising edges only.

 $t_{\rm LO^+}$ is a set of $t_{\rm LO}$ for rising edges only.

i and j are indexes for nearest adjacent pairs of $t_{\rm LO^+}$ and $t_{\rm HI^+}$

n is the index of rising edges in the waveform.

Fall Time. The Fall Time measurement is the time difference between when the VREF-HI reference level is crossed and the VREF-LOW reference level is crossed on the falling edge of the waveform.

 $t_{FALL}(n) = t_{LO-}(i) - t_{HI-}(j)$

Where:

t_{FALL} is a Fall Time measurement.

 t_{HI-} is set of t_{HI} for falling edge only.

 t_{LO-} is set of t_{LO} for falling edge only.

i and j are indexes for nearest adjacent pairs of t_{LO-} and t_{HI-} .

n is the index of falling edges in the waveform.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, De-emphasized Voltage Ratio

Test Definition Notes from the Specification

 Table 158 De-emphasized Voltage Ratio from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio	3.0 (min) 4.0 (max)	3.0 (min) 4.0 (max)	dB	See Section 4.3.3.9 and Note 11 for details.
V _{TX-DE-RATIO-6dB}	Tx de-emphasis level ratio	N/A	5.5 (min) 6.5 (max)	dB	See Section 4.3.3.9 and Note 11 for details.

NOTE: Root complex Tx de-emphasis is configured from Upstream controller. Downstream Tx de-emphasis is set via a command, issued at 2.5 GT/s. For details, refer to the appropriate location in Section 4.2.

Tx, De-emphasized Voltage Ratio is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.




Figure 82 De-emphasized Voltage Ratio Definitions

- **1** This test requires the following pre-requisite test(s).
- Rise/Fall Time Test
- **2** Set the probe point to TX_2_0.
- **3** Perform the PreTest function (Utils.xml).

- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **4** Perform the input signal scaling for the display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - The user selectable signal source on the GUI configuration page.
 - The de-embed value on the GUI configuration page.
 - The lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- **5** Report the de-emphasis measurement results obtained from running the pre-requisite test of the Rise/Fall Time Test.
- de-emphasis Min, de-emphasis Max and de-emphasis Mean value.
- minimum de-emphasis value is used as the worst case value.
- de-emphasis mean value is used to compared against the compliance specification limits.
- 6 Compute the de-emphasis margin values using the framework custom step *margin(...)* function.

This measurement value is the ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition is divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Average DC Common Mode Output Voltage

Test Definition Notes from the Specification

 Table 159 Average DC Common Mode Output Voltage from Table 4-9 of the Base

 Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-DC-CM}	Transmitter DC common-mode voltage	0 (min) 3.6(max)	0 (min) 3.6 (max)	V	The allowed DC common-mode voltage at the Transmitter pins under any conditions.

Tx, Average DC Common Mode Output Voltage is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

- **1** Set the probe point to TX_2_0.
- 2 Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform input signal scaling for the display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Sets the scale and offset of the input channels to their optimum values.

- 5 SetupDcCommolnModeVoltage.cmd
- set the timescale to 20ns.
- enable and display the common mode measurements for the FUNC2.
- enable the average common mode measurement.
- use markers to indicate the compliance test limit boundaries (0V to 3.6V).
- setup labels and grid display settings on the oscilloscope.
- 6 Sets the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- 7 Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 8 Use the "WindowDataStep" to display the entire waveform on the screen based on the "ScreenToFullRecordRatio" value.
- 9 Measure the average common mode result value.
- 10 Compute the DC Common Mode Line Delta by taking the absolute difference between the average voltage value of the D+ and D- input waveform. This value will be used as the test result for the DC Common Mode Line Delta test.
- **11** Compare the measured average DC Common Mode value to the compliance test limits.
- NOTE

This test is only available when the single-ended or SMA probing method has been used. When the input data is a differential signal (single channel input used), this test will be disabled. (see "Probing the Link for Tx Compliance" on page 254).

Measurement Algorithm

The Average DC Common Mode Voltage measurement computes the DC average of the common mode signal.

$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

The PCIE Base specification states that the transmitter DC common mode voltage must be held at the same value at all states.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, DC Common Mode Line Delta

Test Definition Notes from the Specification

 Table 160 DC Common Mode Line Delta from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{TX-CM-DC-LINE} -DELTA	Absolute Delta of DC Common Mode Voltage between D+ and D-	0 (min) 25(max)	0 (min) 25 (max)	mV	$\begin{array}{l} V_{\text{TX-CM-DC-D+}[during L0]} & \\ V_{\text{TX-CM-DC-D-}[during L0]} \leq \\ 25\text{mV} \\ V_{\text{TX-CM-DC-D}} & & DC_{(avg)} \text{ of } \\ \text{VTX-D+} [during L0] \\ V_{\text{TX-CM-DC-D}} & & DC_{(avg)} \text{ of } \\ \text{VTX-D-} [during L0] \end{array}$

Tx, DC Common Mode Line Delta is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

Test Procedure

- **1** This test requires the following pre-requisite test:
- average DC Common Mode Output Voltage Test
- **2** Set the probe point to TX_2_0.
- **3** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **4** Report the measurement results obtained from running the pre-requisite test Average DC Common Mode Output Voltage Test.
- DC Common Mode Line Delta
- average DC value of D+
- average DC value of D-
- **5** Compare the measured DC Common Mode Line Delta value to the compliance test limits.

NOTE

This test is only available when the single-ended or SMA probing method has been used. When the input data is a differential signal (single channel input used), this test will be disabled. (see "Probing the Link for Tx Compliance" on page 254).

The DC Common Mode Line Delta measurement computes the absolute difference between the average DC value of the D+ and the average DC value of the D- waveform signals:

 $|V_{TX-CM-DC-D+ [during L0]} - V_{TX-CM-DC-D- [during L0.]}| \le 25$ mV

V_{TX-CM-DC-D+} = DC_(avg) of |V_{TX-D+}| [during L0]

V_{TX-CM-DC-D-} = DC_(avg) of |V_{TX-D-}| [during L0]

NOTE

The base specification states that $V_{TX-DC-CM}$ must be held at the same value during all states. For complete validation, this measurement should be performed on the device in all states and the results compared.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Deterministic Jitter > 1.5 MHz


Test Definition Notes from the Specification

 Table 161 Deterministic Jitter > 1.5 MHz from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-HF-DJ-DD}	Tx deterministic jitter > 1.5 MHz	Not specified	0.15 (max)	UI	Deterministic jitter only. See below notes.

NOTE: Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥ 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require an oscilloscope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. At least 10^5 UI of data must be acquired.

NOTE 2: For 5.0 GT/s, de-emphasis timing jitter must be removed. An additional HPF function must be applied. This parameter is measured by accumulating a record length of 10^6 UI while the DUT outputs a compliance pattern. $T_{\rm MIN-PULSE}$ is defined to be nominally 1 UI wide and is bordered on both sides by pulses of the opposite polarity.



Tx, Deterministic Jitter > 1.5 MHz is defined in PCI Express Base Specification v2.0, Section 4.3.3.5 and Table 4-9.

Figure 83 Plot of Transmitter HPF Filter Functions

- **1** Set the probe point to TX_2_0.
- 2 Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing (CUST_TX_HF_DJ_DD).

- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- initialize the oscilloscope settings for the jitter separation using the EZJIT Plus (TIE brick wall filter settings).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- read the test results from the oscilloscope.
- report the test results to ATE Framework.
- **5** Report the measurement results:
- total number of UIs measured.
- DJ-dd in seconds.
- TJ at BER-12 in seconds.
- RJ_rms in seconds.
- 6 Compare the measured DJ_dd value to the compliance test limits.

This is a timing measurement in second generation of PCI Express that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, the jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

This test requires the EZJIT-Plus option to be installed on the scope. The test will be disabled if the option is not available.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, RMS Jitter < 1.5 MHz

Test Definition Notes from the Specification

 Table 162 RMS Jitter < 1.5 MHz from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s</th>

 Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-LF-RMS}	Tx RMS jitter < 1.5 MHz	Not specified	3.0	ps RMS	Total energy measured over a 10 kHz - 1.5 MHz range.




Figure 84 Plot of Transmitter HPF Filter Functions

- **1** Set the probe point to TX_2_0.
- **2** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.

- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing (CUST_TX_LF_RMS).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- initialize the oscilloscope settings for jitter separation using EZJIT Plus (TIE brick wall filter settings).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- read the test results from the oscilloscope.
- report the test results to the ATE Framework.
- **5** Report the measurement results:
- total number of UIs measured.
- DJ-dd in seconds.
- TJ at BER-12 in seconds.
- RJ_rms in seconds.
- **6** Compare the measured RJ_rms value to the compliance test limits.

This is a timing measurement in the PCI Express 2 that requires separation of the low frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Template Tests

Test Definition Notes from the Specification

-

- **1** Set the probe point to TX_2_0.
- **2** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing (CUST_SigTestDLL_TxTest).
- check if the "CUST_SigTestDLL_TxTest" has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
- get the framework configuration variables of interest.
- create the plot data directory if it does not exist.

- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the transmitter compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report test results to the ATE Framework.
- set flags to indicate that the custom step has been called in the current test trial.
- 5 Report the measurement results.
- 6 Display the eye diagrams (transition and non-transition) generated using the SigTest DLL plot data.
- 7 Check for the mask failures in both transition and non-transition eye diagrams. Test will fail if total failures are not equal to zero.

All PCI Express Device Types must meet the Transmitter eye diagram as specified in the PCI Express Base Specification.

All Links are assumed active while generating this eye diagram. Transition and non-transition bits must be distinguished in order to measure the compliance against the de-emphasized voltage level.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Eye Width

Test Definition Notes from the Specification

 Table 163 Eye Width from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s Transmitter

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-EYE}	Transmitter Eye including all jitter sources	0.75 (min)	0.75 (min)	UI	Does not include SSC or Refclk jitter. Includes Rj at 10 ⁻¹² . See below notes. Note that 2.5 GT/s and 5.0 GT/s use different jitter determination methods.

NOTE: Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥ 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require an oscilloscope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. At least 10^5 UI of data must be acquired.

NOTE 2: Transmitter jitter is measured by driving the Transmitter under tests with a low jitter "ideal" clock and connecting the DUT to a reference load.

NOTE 3: Transmitter raw jitter data must be convolved with a filtering function that represents the worst case CDR tracking BW. 2.5 GT/s and 5.0 GT/s use different filter functions. After the convolution process has been applied, the center of the resulting eye must be determined and used as a reference point for obtaining eye voltage and margins.

NOTE 4: For 5.0 GT/s, de-emphasis timing jitter must be removed. An Additional HPF function must be applied. This parameter is measured by accumulating a record length of 10^6 UI while the DUT outputs a compliance pattern. $T_{\rm MIN-PULSE}$ is defined to be nominally 1 UI wide and is bordered on both sides by pulses of opposite polarity.

- **1** Set the probe point to TX_2_0.
- **2** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).

- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing (CUST_SigTestDLL_TxTest).
- check if the "CUST_SigTestDLL_TxTest" has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
- get the framework configuration variables of interest.
- create the plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the transmitter compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report test results to the ATE Framework.

- set flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured Eye-Width value to the compliance test limits.

This test measures the eye-width of the compliance eye. The eye-width is computed as the [mean unit interval] - [total jitter at BER-12]. This parameter is measured with the equivalent of a zero jitter reference clock.

Test References

Table 4-9, PCI Express Base Specification v2.0.

Tx, Peak Differential Output Voltage

Test Definition Notes from the Specification

Table 164 Peak Differential Output Voltage from Table 4-9 of the Base Specification: 2.5 and5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T _{TX-DIFF-PP}	Differential p-p Tx voltage swing	()	0.8 (min) 1.2 (max)	V	As measured with compliance test load. Defined as 2* V _{TXD+} - V _{TXD-} .




Figure 85 Full Swing Signaling Voltage Parameters Showing -6 dB De-emphasis

- **1** Set the probe point to TX_2_0.
- **2** Perform the PreTest function (Utils.xml).
- construct the extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).

- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- this portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of the probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within the 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within the 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing (CUST_SigTestDLL_TxTest).
- check if the "CUST_SigTestDLL_TxTest" has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
- get the framework configuration variables of interest.
- create the plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the transmitter compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report test results to the ATE Framework.

- set flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- **6** Compare the measured Differential Peak Output Voltage (WorstValue) value to the compliance test limits.

The Differential Peak Voltage measurement returns twice of the larger voltage among the Min or Max statistic of the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2 * Max (Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$


Where:

- d i is the index of all waveform values.
- $e\ V_{DIFF}$ is the Differential Voltage signal.

Test References

Table 4-9, PCI Express Base Specification v2.0.

19 Transmitter (Tx) Tests, 5.0 GT/s, PCI-E 2.0



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Receiver (Rx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Rx Compliance 284 Running Receiver Tests 287

20

This section provides the Methods of Implementation (MOIs) for Receiver (Rx) 5.0 GT/s tests of PCI-E 2.0 using an Agilent 90000X series Infiniium oscilloscope, 1169A probes, and the PCI Express Automated Test Application.

NOTE

None of the included receiver tests validate the receiver's ability to correctly receive data (also known as receiver tolerance). Rather, they validate that the signal as seen by the receiver meets or exceeds various parameters (maximum voltage, jitter, eye width, etc.). These tests validate the transmitter and interconnect. Separate receiver tolerance testing is required to ensure the receiver is correctly receiving data.



Probing the Link for Rx Compliance

Receiver tests are done by probing the link as close as is feasibly possible to the pins of the receiver device. Alternatively, a dummy load can be used for the termination of the link. To probe the receiver link, you can:

- Use two differential probe heads with two 1169A probe amplifiers (with the negative lead grounded for single-ended measurements) and the Ch1 and Ch3 inputs of an oscilloscope that has 40 GS/s sample rate available on two channels.
- Use one differential probe head with the 1169A probe amplifier and the Ch2 input of an oscilloscope that has 40 GS/s sample rate available on that channel.

	Probing Configurations			Captured W	aveforms	-	tem cations
		Break				90000X	
	Probing Method	Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
DUT	Single-Ended (2 x 1169A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	12 GHz	70 ps
Connection	Differential (1 x 1169A w/ Differential Probe Head)	Y/N	1	True	No	12 GHz	70 ps

Table 165 Probing Options for Receiver Testing

*Typical

Single-Ended Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1-Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1+Ch3)/2.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

Channel-to-channel de-skew is required using this technique because two channels are used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 86 Single-Ended Probing

Differential Probing (Ch2)

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the receiver, as close as possible to the receiver, with the shortest ground connection possible.

This probing technique can be used for either a live link that is transmitting data, or a link terminated into a "dummy load."

A single channel of the oscilloscope is used, so de-skew is not necessary.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 87 Differential Probing

Running Receiver Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Receiver (Rx) Tests" group.

🔆 PCI Expres	s PCIE Device 1 *		
File View	Help		
D 📽 🖬 🔤			
Task Flow _ Set Up Select Tests Configure	Set Up Select Tests Configure Connect Run Image: Configure All PCI Express Tests Image: Configure Configure Run Image: Configure PCIE 2.0 Tests (5.0 GT/s) Image: Configure Transmitter (Tx) Tests Image: Configure Image: Configure Configure Configure Configure Image: Configure PCIE 2.0 Tests (5.0 GT/s) Image: Configure Image: Configure Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Configure Image: Confi	e cture Template Test put Voltage ic Jitter	
Connect	Test: (None Selected) Description: (Select a Single Test)		
✓ 12 Tests Che	k the test(s) you would like to run	Connection: UNKNOWN	

Figure 88 Selecting Receiver (Rx) Tests

Rx, Unit Interval (Data Clocked, Common Refclk)

Test Definition Notes from the Specification

 Table 166 Unit Interval from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s Receiver

 Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	ps	UI does not account for SSC caused variations.

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- **2** Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Setup the labels and grid display settings on the oscilloscope (SetupUI.cmd).
- 5 Sets the scale and offset of the input channels to their optimum values.
- **6** Sets the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- **7** Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 8 Fit and display all data sample data on the screen.
- **9** Use the "Unit Interval" measurement on the oscilloscope (EZJit option) and jitter TREND function.
- **10** Use the marker to indicate the upper and lower limit on the FUNC3(Trend data of UI measurements).
- 11 Measure UI_max, UI_min and UI_average from FUNC3.
- **12** Report measurement results.

A recovered TX UI is calculated over 3500 consecutive unit intervals of a sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI.

NOTE

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The mean TX UI is reported.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Rx, Template Test

Test Definition Notes from the Specification

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- **2** Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.

- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Perform actual compliance testing using the SigTest DLL (CUST_SigTestDLL_RxDataClkTest or CUST_SigTestDLL_RxCommonClkTest)
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is as follow.
 - Data Clocked architecture: "RX_DC_CON.dat" (modified from the SigTest Add-In Card template file).
 - Common Refclk architecture: "RX_CC_CON.dat" (modified from the SigTest System Board template file).
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the receiver compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- 5 Report the measurement results.
- 6 Display the eye diagrams (transition and non-transition) generated using the SigTest DLL plot data.

7 Check for mask failures in both transition and non-transition eye diagrams. Test will fail if total failures are not equal to zero.

Measurement Algorithm

The Receiver must reliably receive all data that meets the differential receiver input specifications as shown in PCI Express Base Specification, rev 2.0. This test does NOT validate the receiver's tolerance, but rather that the signal at the receiver meets the specification in the Table 4-12.

All Links are assumed active while generating this eye diagram. Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level.

Test References

Table 4-12, PCI Express Base Specification v2.0.

The total number of mask violation shall be 0.

Rx, Peak Differential Output Voltage

Test Definition Notes from the Specification

 Table 167 Peak Differential Output Voltage from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s Receiver Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-DIFF-PP-CC}	Differential Rx peak-peak voltage for common Refclk Rx architecture	0.175 (min) 1.2 (max)	0.120 (min) 1.2 (max)	V	See Section 4.3.7.2.2.
V _{RX-DIFF-PP-DC}	Differential Rx peak-peak voltage for data clocked Rx architecture	0.175 (min) 1.2 (max)	0.100 (min) 1.2 (max)	V	See Section 4.3.7.2.2.

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- **2** Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.

- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Perform actual compliance testing using the SigTest DLL (CUST_SigTestDLL_RxDataClkTest or CUST_SigTestDLL_RxCommonClkTest)
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is as follow.
 - Data Clocked architecture: "RX_DC_CON.dat" (modified from the SigTest Add-In Card template file).
 - Common Refclk architecture: "RX_CC_CON.dat" (modified from the SigTest System Board template file).
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the receiver compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.

- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured Differential Peak Output Voltage (WorstValue) value to the compliance test limits.

The Differential Peak Voltage measurement returns twice of the larger voltage among the Min or Max statistic of the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2 * Max (Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.

V_{DIFF} is the Differential Voltage signal.

Test References

Table 4-12, PCI Express Base Specification v2.0.

The measured Differential Peak Output Voltage value is within the conformance range limits.

- ($120mV \le V_{TX-DIFF-p-p} \le 1.2V$) for Common Refclk architecture.
- ($100mV \le V_{TX-DIFF-p-p} \le 1.2V$) for Data Clocked architecture.

Rx, RMS Random Jitter

Test Definition Notes from the Base Specification

The RMS RJ range for this test is NOT specified in the Base specifications. This test is to provide informative data only.

 Table 168 RMS Random Jitter from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s

 Receiver Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-TJ-CC}	Max Rx inherent timing error	N/A	0.40 (max)	UI	Max Rx inherent total timing error for common Refclk Rx architecture. See below note.

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-TJ-DC}	Max Rx inherent timing error	N/A	0.34 (max)	UI	Max Rx inherent total timing error for data clocked Rx architecture. See below note.
V _{RX-DJ-DD-CC}	Max Rx inherent deterministic timing error	N/A	0.30 (max)	UI	Max Rx inherent deterministic timing error for common Refclk Rx architecture. See below note
V _{RX-TJ-DC}	Max Rx inherent deterministic timing error	N/A	0.24 (max)	UI	Max Rx inherent deterministic timing error for data clocked Rx architecture. See below note.

 Table 168 RMS Random Jitter from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s

 Receiver Specifications

NOTE: The four inherent timing error parameters are defined for the convenience of Rx designers, and they are measured during Receiver tolerancing.

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- 2 Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).

- 4 Perform actual compliance testing using the SigTest DLL (CUST_SigTestDLL_RxDataClkTest or CUST_SigTestDLL_RxCommonClkTest)
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is as follow.
 - Data Clocked architecture: "RX_DC_CON.dat" (modified from the SigTest Add-In Card template file).
 - Common Refclk architecture: "RX_CC_CON.dat" (modified from the SigTest System Board template file).
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the receiver compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured RJ_rms value to the compliance test limits.

This is a timing measurement in PCI Express 2 that requires separation of the high frequency jitter on the transmitter signal.

The Receiver margining leverages LF(low frequency) / HF(high frequency) jitter separation methodology employed for the transmitter.

Test References

The measured Random Jitter value for the test signal shall be within the conformance limit of ($T_{RX-TJ-CC} - T_{RX-DJ-DD-CC}$) or ($T_{RX-TJ-CC} - T_{RX-DJ-DD-DC}$) with reference to table 4-12 of the PCIE Base Specifications v2.0.

Rx, Maximum Deterministic Jitter

Test Definition Notes from the Base Specification

 Table 169 Peak Differential Output Voltage from Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s Receiver Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-DJ-DD-CC}	Max Rx inherent deterministic timing error	N/A	0.30 (max)	UI	Max Rx inherent deterministic timing error for common Refclk Rx architecture. See below note.
V _{RX-DJ-DD-DC}	Max Rx inherent deterministic timing error	N/A	0.24 (max)	UI	Max Rx inherent deterministic timing error for data clocked Rx architecture. See below note.

NOTE: The four inherent timing error parameters are defined for the convenience of Rx designers, and they are measured during Receiver tolerancing.

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- **2** Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.

- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Perform actual compliance testing using the SigTest DLL (CUST_SigTestDLL_RxDataClkTest or CUST_SigTestDLL_RxCommonClkTest)
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is as follow.
 - Data Clocked architecture: "RX_DC_CON.dat" (modified from the SigTest Add-In Card template file).
 - Common Refclk architecture: "RX_CC_CON.dat" (modified from the SigTest System Board template file).
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the receiver compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured DJ_dd value to the compliance test limits.

This is a timing measurement in PCI Express 2 that requires separation of the high frequency jitter on the transmitter signal.

The Receiver margining leverages LF(low frequency) / HF(high frequency) jitter separation methodology employed for the transmitter.

Test References

Table 4-12, PCI Express Base Specification v2.0.

Rx, Total Jitter at BER-12

Test Definition Notes from the Base Specification

Table 170 From Table 4-12 of the Base Specification: 2.5 and 5.0 GT/s Receiver
Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V _{RX-TJ-CC}	Max Rx inherent timing error	N/A	0.40 (max)	UI	Max Rx inherent total timing error for common Refclk Rx architecture. See below note.
V _{RX-TJ-DC}	Max Rx inherent timing error	N/A	034 (max)	UI	Max Rx inherent total timing error for data clocked Rx architecture. See below note.

NOTE: The four inherent timing error parameters are defined for the convenience of Rx designers, and they are measured during Receiver tolerancing.

- 1 Set the probe point to RX_2_0 for Data Clocked; or RX_CC_2_0 for Common Refclk.
- 2 Perform PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (e.g. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.

- the lane number on the GUI configuration page.
- consist of probe external scaling to cater for the signal de-embed option.
- vertical auto-scaling of the input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Perform actual compliance testing using the SigTest DLL (CUST_SigTestDLL_RxDataClkTest or CUST_SigTestDLL_RxCommonClkTest)
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is as follow.
 - Data Clocked architecture: "RX_DC_CON.dat" (modified from the SigTest Add-In Card template file).
 - Common Refclk architecture: "RX_CC_CON.dat" (modified from the SigTest System Board template file).
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent .bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the receiver compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.

6 Compare the measured Total Jitter at BER-12 value to the compliance test limits.

Measurement Algorithm

This is a timing measurement in PCI Express 2 that requires separation of the high frequency jitter on the transmitter signal.

The Receiver margining leverages LF(low frequency) / HF(high frequency) jitter separation methodology employed for the transmitter.

Test References

Table 4-12, PCI Express Base Specification v2.0.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

21 Add-In Card (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Add-In Card Compliance 302 Running Add-In Card Tests 305

This section provides the Methods of Implementation (MOIs) for Add-In Card (Tx) 5.0 GT/s tests of PCI-E 2.0 using an Agilent 90000X series Infinitum oscilloscope, 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Add-In Card Compliance

Connecting the Compliance Base Board for Add-in Card Testing

There are multiple pairs of SMP connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the Add-in card fixture power supply powered off, connect the power supply connector to the Add-in card test fixture, and connect the device under test add-in card to the by-16 connector slot.



Figure 89 Compliance Base Board (CBB) Add-in Card Fixture




Figure 90 Compliance Base Board (CBB) 2.0 SMP Probing Option

- 2 Provide the proper Compliance Test Pattern by clicking the toggle switch until you reach the desired mode. The available options are 2.5 GHz at -3.5 dB de-emphasis mode, 5.0 GHz at -3.5 dB and 5.0 GHz at 6.0 dB.
- **3** Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to the D+ (where Lane 1 is under test in this example shown in Figure 90 above).
 - **b** Digital Storage Oscilloscope channel 3 to the D- (where Lane 1 is under test in this example shown in Figure 90 above).

When SMP probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMP probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes. For more information on the probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the probe amplifier.

4 Connect adequate load to the power supply to assure it is regulating and turned on. Generally, one IDE hard drive will provide adequate load.

21 Add-In Card (Tx) Tests, 5.0 GT/s, PCI-E 2.0

5 Turn on the power supply. DS1 LED (located near the ATX power supply connector) should turn on. If the LED is on, but the power supply does not turn on, check that the jumper J7 is installed between J7-1 and J7-2.

Running Add-In Card Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "Add-In Card (Tx) Tests" group.

PCI Express PCIE Device 1 *	
File View Help	
Task Flow Set Up Set Up Set Up All PCI Express Tests Set Up Image: Configure Connect Configure Configure Connect Configure Configure Connect Configure Configure Configure Configure Connect Configure Connect Configure Con	t]
Configure Configure	
Test: (None Selected)	
Run Tests Description: (Select a Single Test)	
☑ 11 Tests Check the test(s) you would like to run Connection: UNKNOWN	1 //

Figure 91 Selecting Add-In Card (Tx) Tests

Add-In Card Tx, Unit Interval

Test Definition Notes from the Specification

 Table 171 Unit Interval from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/s

 Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	()	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC caused variations. See below note.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

Test Procedure

- **1** Set the probe point to ADDIN_TX_2_0
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Setup labels and grid display settings on the oscilloscope (SetupUI.cmd).
- 5 Sets the scale and offset of the input channels to their optimum values.
- **6** Sets the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- **7** Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 8 Fit and display all the data sample data on the screen.
- **9** Use "Unit Interval" measurement on the oscilloscope (EZJit option) and jitter TREND function.
- **10** Use marker to indicate the upper and lower limit on the FUNC3 (Trend data of UI measurements).
- 11 Measure UI_max, UI_min and UI_average from FUNC3.
- 12 Report the measurement results.

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of a sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

NOTE

NOTE

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI.

Test References

Table 4-9, Section 4.3.3.5, PCI Express Base Specification v2.0.

The UI measurement is not required at this point. It is provided as an informative test only.

The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The mean TX UI is reported.

Add-In Card Tx, Template Tests

Test Definition Notes from the Specification

 Table 172
 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-8 of the Base Specification: 5.0 GT/s at 3.5 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA}	380	1200	mV	Notes 1, 2, 4
V _{TXA_d}	380	1200	mV	Notes 1, 2, 4
T _{TXA} (with crosstalk)	123		ps	Notes 1, 3, 4
T _{TXA} (without crosstalk)	126		ps	

Table 173 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-10 of the Base Specification: 5.0 GT/s at 6.0 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA}	306	1200	mV	Notes 1, 2, 4
V _{TXA_d}	260	1200	mV	Notes 1, 2, 4
T _{TXA} (with crosstalk)	123		ps	Notes 1, 3, 4
T _{TXA} (without crosstalk)	126		ps	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}). V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXA} is the minimum eye width. The recommended sample size for this measurement is at least 10^5 UI. This calculated eye width at BER 10^{-12} must not exceed T_{TXA} . If the add-in card board uses non-interleaved routing, then crosstalk will be present in the measurement data. If the add-in card board uses interleaved routing, then crosstalk will not be present and an adjusted minimum eye width is used.

NOTES 4: The values in Table 173 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 92 Add-In Card Tx Compliance Eye Diagram

- **1** Set the probe point to ADDIN_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)

- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.

- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Display the eye diagrams (transition and non-transition) generated using the SigTest DLL plot data.
- 7 Check for mask failures in both transition and non-transition eye diagrams. Test will fail if total failures are not equal to zero.

Add-in cards must meet the Add-in Card Transmitter Path Compliance Eye requirements specified in table 4-8 of section 4.7.2 of the PCI Express Card Electromechanical Specification (CEM) Rev 2.0, as measured at the card edge-fingers. This test does NOT validate the receiver's tolerance, but rather that the signal at the receiver meets the specifications in figure 4-7.

All Links are assumed active while generating this eye diagram. Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level ($V_{TXA d}$).

Test References

Table 4-8 and Table 4-10, Section 4.7.2, PCI Express Base Specification v2.0.

The number of mask violation shall be 0.

Add-In Card Tx, Peak Differential Output Voltage

Test Definition Notes from the Specification

 Table 174 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-8 of the Base Specification: 5.0 GT/s at 3.5 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA}	380	1200	mV	Notes 1, 2, 3
V _{TXA_d}	380	1200	mV	Notes 1, 2, 3

Table 175 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-10 of the Base Specification: 5.0 GT/s at 6.0 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA}	306	1200	mV	Notes 1, 2, 3
V _{TXA_d}	260	1200	mV	Notes 1, 2, 3

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXA_d}). V_{TXA} and V_{TXA_d} are minimum differential peak-peak output voltages.

NOTES 3: The values in Table 175 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 93 Add-In Card Tx Compliance Eye Diagram

- **1** Set the probe point to ADDIN_TX_2_0.
- 2 Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).

- the user selectable signal source on the GUI configuration page.
- the de-embed value on the GUI configuration page.
- the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured peak voltage (WorstValue) value to the compliance test limits.

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic of the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2 * Max (Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.

V_{DIFF} is the Differential Voltage signal.

Test References

Table 4-8 and Table 4-10, Section 4.7.2, PCI Express Base Specification v2.0.

The V_{TX-DIFF-p-p} value is within the conformance range limits:

($380mV \le V_{TX-DIFF-p-p} \le 1.2V$) for -3.5 dB signaling

($306mV \le V_{TX-DIFF-p-p} \le 1.2V$) for -6.0 dB signaling

Add-In Card Tx, Eye-Width

Test Definition Notes from the Specification

Table 176 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-8 of the Base Specification: 5.0 GT/s at 3.5 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA} (with crosstalk)	123		ps	Notes 1, 2, 3
V _{TXA} (without crosstalk)	126		ps	

 Table 177 Add-in Card Transmitter Path Compliance Eye Requirements from Table 4-10 of the Base Specification: 5.0 GT/s at 6.0 dB De-emphasis

Parameter	Min	Max	Unit	Comments
V _{TXA} (with crosstalk)	123		ps	Notes 1, 2, 3
V _{TXA} (without crosstalk)	126		ps	

NOTES 1: An ideal reference clock without jitter is assumed for this specification. All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test.

NOTES 2: T_{TXA} is the minimum eye width. The recommended sample size for this measurement is at least 10^5 UI. This calculated eye width at BER 10^{-12} must not exceed T_{TXA} . If the add-in card board uses non-interleaved routing, then crosstalk will be present in the measurement data. If the add-in card board uses interleaved routing, then crosstalk will not be present and an adjusted minimum eye width is used.

NOTES 3: The values in Table 177 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express connector. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 94 Add-In Card Tx Compliance Eye Diagram

- **1** Set the probe point to ADDIN_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.

- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured Eye-Width value to the compliance test limits.

This test measures the eye-width of the compliance eye. The eye-width is computed as the [mean unit interval] - [total jitter at BER-12]. This parameter is measured with the equivalent of a zero jitter reference clock.

Test References

Table 4-8 and Table 4-10, Section 4.7.2, PCI Express Base Specification v2.0.

The measured Eye Width value shall be greater than 126 ps (without crosstalk) or 123 ps (with crosstalk).

Add-In Card Tx, RMS Random Jitter

Test Definition Notes from the Specification

 Table 178 Add-in Card Jitter Requirement for 5 GT/s Signaling at 3.5 dB De-emphasis: from

 Table 4-9 of the Base Specification

Parameter	Max Dj (ps)	Tj at BER 10 ⁻¹² (ps)
With crosstalk	57	77
Without crosstalk	54	74

 Table 179 Add-in Card Jitter Requirement for 5 GT/s Signaling at 6.0 dB De-emphasis: from

 Table 4-11 of the Base Specification

Parameter	Max Dj (ps)	Tj at BER 10 ⁻¹² (ps)
With crosstalk	57	77
Without crosstalk	54	74

NOTE

The RMS RJ range for this test is not specified in the CEM specification document. It is provided as an informative test only.

- **1** Set the probe point to ADDIN_TX_2_0.
- 2 Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.

- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- **6** Compare the measured Random Jitter value to the compliance test limits.

This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal. The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-9 and Table 4-11, Section 4.7.2, PCI Express Base Specification v2.0.

The measured Random Jitter value for the test signal shall be within the conformance limit value of $(TJ_{BER-12} - DJ_{Max})$.

Add-In Card Tx, Maximum Deterministic Jitter

Test Definition Notes from the Specification

 Table 180 Add-in Card Jitter Requirement for 5 GT/s Signaling at 3.5 dB De-emphasis: from

 Table 4-9 of the Base Specification

Parameter	Max Dj (ps)
With crosstalk	57
Without crosstalk	54

Table 181 Add-in Card Jitter Requirement for 5 GT/s Signaling at 6.0 dB De-emphasis: fromTable 4-11 of the Base Specification

Parameter	Max Dj (ps)
With crosstalk	57
Without crosstalk	54

- 1 Set the probe point to ADDIN_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)

- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.

- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- **6** Compare the measured Deterministic Jitter value to the compliance test limits.

This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-9 and Table 4-11, Section 4.7.2, PCI Express Base Specification v2.0.

Add-In Card Tx, Total Jitter at BER-12

Test Definition Notes from the Specification

Table 182 Add-in Card Jitter Requirement for 5 GT/s Signaling at 3.5 dB De-emphasis: fromTable 4-9 of the Base Specification

Parameter	Max Dj (ps)
With crosstalk	77
Without crosstalk	74

Parameter	Max Dj (ps)
With crosstalk	77
Without crosstalk	74

 Table 183
 Add-in Card Jitter Requirement for 5 GT/s Signaling at 6.0 dB De-emphasis: from

 Table 4-11 of the Base Specification

- **1** Set the probe point to ADDIN_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc).
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_AddInCardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "TX_ADD_CON_3.5DB.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).

- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the Add-In Card compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured Total Jitter at BER-12 value to the compliance test limits.


This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-9 and Table 4-11, Section 4.7.2, PCI Express Base Specification v2.0.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

System Board (Tx) Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for System Board Compliance 323 Running System Board Tests 325

This section provides the Methods of Implementation (MOIs) for System Board (Tx) 5.0 GT/s tests of PCI-E 2.0 using an Agilent 90000X series Infinitum oscilloscope, 1169A probes, and the PCI Express Automated Test Application.

Probing the Link for System Board Compliance

22

Connecting the Signal Quality Load Board for System/Motherboard Testing

There are multiple pairs of SMP connectors on the PCI Express Signal Quality Test Fixtures. Each pair maps to the transmit differential pair or receive differential pair for the Add-in Card or System/motherboard transmitter lane under test.

1 With the system/motherboard powered off, connect the Compliance PCI Express Signal Quality Load Board into the connector under test. The are 2 types of PCI Express Signal Quality Load Board edge fingers combination available - x1 and x16 connectors, as well as x4 and x8 connectors.

The PCI Express Signal Quality Load Board will cause a PCI Express 2.0 Base Specification System/motherboard to enter the compliance sub-state of the polling state. During this state the device under test will repeatedly send out the compliance pattern defined in the PCI Express Base Specification.





Figure 95 SMP Probing Option

- 2 Provide the proper Compliance Test Pattern by clicking the toggle switch until you reach the desired mode. The available options are 2.5 GHz at -3.5 dB de-emphasis mode, 5.0 GHz at -3.5 dB and 5.0 GHz at 6.0 dB.
- 3 Connect cables up as follows:
 - **a** Digital Storage Oscilloscope channel 1 to Data and Channel 3 to Clock OR
 - **b** Digital Storage Oscilloscope channel 2 to Data and Channel 4 to Clock.

When SMP probing and two channels are used, channel-to-channel deskew is required (see "Channel-to-Channel De-skew" on page 486).

Not all lanes have SMP probing options. For signal quality testing of the remaining lanes you will need to use a high bandwidth differential or single ended probes. For more information on the probe amplifiers and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

When using differential probe heads, make sure the polarity is correct. The polarity of the probe is identified on the end of the probe amplifier.

Running System Board Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to the "System Board (Tx) Tests" group.

PCI Expre	ss PCIE Device 1 *	
File View	Help	
D 📽 🖬 🔤		
Task Flow _ Set Up Select Tests Configure Connect		ie osstalk er with crosstalk
🗹 11 Tests Che	eck the test(s) you would like to run	Connection: UNKNOWN

Figure 96 Selecting System Board (Tx) Tests

System Board Tx, Unit Interval

Test Definition Notes from the Specification

Table 184 Unit Interval from Table 4-9 of the Base Specification: 2.5 and 5.0 GT/sTransmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	· · · ·	199.94 (min) 200.06 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC caused variations. See below note.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (e.g. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- 4 Setup labels and grid display settings on the oscilloscope (SetupUI.cmd).
- 5 Sets the scale and offset of the input channels to their optimum values.
- **6** Sets the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- **7** Sets the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 8 Fit and display all the data sample data on the screen.
- **9** Use "Unit Interval" measurement on the oscilloscope (EZJit option) and jitter TREND function.
- **10** Use marker to indicate the upper and lower limit on the FUNC3 (Trend data of UI measurements).
- 11 Measure UI_max, UI_min and UI_average from FUNC3.
- 12 Report the measurement results.

A recovered TX UI is calculated over 3500 consecutive unit intervals of a sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

NOTE

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI.

Test References

Table 4-9, Section 4.3.3.5, PCI Express Base Specification v2.0.

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The mean TX UI is reported.

System Board Tx, Template Tests

Test Definition Notes from the Specification

Table 185 System-Board Transmitter Path Compliance Eye Requirements at 5.0 GT/s fromTable 4-15 of the Base Specification

Parameter	Min Max		Unit	Comments	
V _{TXS}	300	1200	mV	Notes 1, 2, 4	
V _{TXS_d}	300	1200		Notes 1, 2, 4	
T _{TXS} (with crosstalk)	95		ps	Notes 1, 3, 4	
T _{TXS} (without crosstalk)	108		ps		

NOTES 1: All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test using the de-emphasis level that the system board will use in normal operation. NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}). V_{TXS_d} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: T_{TXS} is the minimum eye width. The recommended sample size for this measurement is at least 10^5 UI. This calculated eye width at BER 10^{-12} must not exceed T_{TXS} . If the system board uses non-interleaved routing, then crosstalk will be present in the measurement data. If the system uses interleaved routing, then crosstalk will not be present and an adjusted minimum eye width is used.

NOTES 4: The values in Table 185 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 97 System Board Transmitter Path Composite Compliance Eye Diagram

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).

- the user selectable signal source on the GUI configuration page.
- the de-embed value on the GUI configuration page.
- the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the System compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- Generate the worst filter information (PLL damping factor, PLL frequency and transport delay)
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.

- 6 Display the eye diagrams (transition and non-transition) generated using the SigTest DLL plot data.
- 7 Check for mask failures in both transition and non-transition eye diagrams. Test will fail if total failures are not equal to zero.

The system boards must meet the System Board Transmitter Path Compliance Eye Requirements specified in table 4-15 of section 4.7.6 of the *PCI Express Card Electromechanical (CEM) Specification, Rev 2.0*, as measured after the connector with an ideal load.

Test References

Table 4-15, Section 4.7.6, PCI Express Base Specification v2.0.

The number of mask violation is 0.

System Board Tx, Peak Differential Output Voltage

Test Definition Notes from the Specification

Table 186 System Board Transmitter Path Compliance Eye Requirements at 5.0 GT/s fromTable 4-15 of the Base Specification

Parameter	Min	Max	Unit	Comments
V _{TXS}	300	1200	mV	Notes 1, 2, 3
V _{TXS_d}	300	1200		Notes 1, 2, 3

NOTES 1: All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test using the de-emphasis level that the system board will use in normal operation.

NOTES 2: Transition and non-transition bits must be distinguished in order to measure compliance against the de-emphasized voltage level (V_{TXS_d}). V_{TXS_d} and V_{TXS_d} are minimum differential peak-peak output voltages.

NOTES 3: The values in Table 186 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 98 System Board Transmitter Path Composite Compliance Eye Diagram

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.

- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the System Board compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- Generate the worst filter information (PLL damping factor, PLL frequency and transport delay)
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- 5 Report the measurement results.
- 6 Compare the measured peak voltage (WorstValue) value to the compliance test limits.

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic of the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2 * Max (Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.

V_{DIFF} is the Differential Voltage signal.

Test References

Table 4-15, Section 4.7.6, PCI Express Base Specification v2.0.

The V_{TX-DIFF-p-p} value is within the conformance range limits:

 $(300 \text{mV} \le \text{V}_{\text{TX-DIFF-p-p}} \le 1.2 \text{V})$

System Board Tx, Eye-Width

Test Definition Notes from the Specification

 Table 187 System Board Transmitter Path Compliance Eye Requirements at 5.0 GT/s from

 Table 4-15 of the Base Specification

Parameter	Min	Min Max		Comments
V _{TXS} (with crosstalk)	95		ps	Notes 1, 2, 3
V _{TXS} (without crosstalk)	108		ps	

NOTES 1: All links are assumed active while generating this eye diagram. The eye diagram requires that CMM pattern (*PCI Express Base Specification, Revision 2.0, Section 4.2.8*) is being transmitted during the test using the de-emphasis level that the system board will use in normal operation.

NOTES 2: T_{TXS} is the minimum eye width. The recommended sample size for this measurement is at least 10^5 UI. This calculated eye width at BER 10^{-12} must not exceed T_{TXS} . If the system board uses non-interleaved routing, then crosstalk will be present in the measurement data. If the system uses interleaved routing, then crosstalk will not be present and an adjusted minimum eye width is used.

NOTES 3: The values in Table 187 are referenced to an ideal 100 Ω differential load at the end of an isolated 3-inch long 85 Ω differential trace behind a standard PCI Express edge finger. Exact conditions required for verifying compliance while generating this eye diagram are given in the *PHY Electrical Test Considerations for PCI Express Architecture* document.




Figure 99 System Board Transmitter Path Compliance Eye Diagram

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).

- perform the system board compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- Generate worst filter information (PLL damping factor, PLL frequency and transport delay).
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- 5 Report the measurement results.
- 6 Compare the measured eye-width value to the compliance test limits.

This test measures the eye-width of the compliance eye. The eye-width is computed as the [mean unit interval] - [total jitter at BER-12]. This parameter is measured with the equivalent of a zero jitter reference clock.

Test References

Table 4-15, Section 4.7.6, PCI Express Base Specification v2.0.

The measured eye width value shall be greater than 95 ps (without crosstalk) or 108 ps (with crosstalk).

System Board Tx, RMS Random Jitter

Test Definition Notes from the Specification

 Table 188 System Board Jitter Requirement for 5 GT/s Signaling: from Table 4-16 of the Base Specification

Parameter	Max Dj (ps)	Tj at BER 10 ⁻¹² (ps)
With crosstalk	57	105
Without crosstalk	44	92

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)

- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the System Board compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.

- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- generate worst filter information (PLL damping factor, PLL frequency and transport delay)
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- **6** Compare the measured Random Jitter value to the compliance test limits.

This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-16, Section 4.7.6, PCI Express Base Specification v2.0.

The measured Deterministic Jitter value for the test signal shall be within the conformance limit value of $(TJ_{BER-12} - DJ_{Max})$.

System Board Tx, Maximum Deterministic Jitter

Test Definition Notes from the Specification

Table 189 System Board Jitter Requirement for 5 GT/s Signaling: from Table 4-16 of theBase Specification

Parameter	Max Dj (ps)
With crosstalk	57
Without crosstalk	44

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).
- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.

- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the system board compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- generate worst filter information (PLL damping factor, PLL frequency and transport delay).
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- 5 Report the measurement results.
- **6** Compare the measured Deterministic Jitter value to the compliance test limits.

This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.

3 Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-16, Section 4.7.6, PCI Express Base Specification v2.0.

System Board Tx, Total Jitter at BER-12

Test Definition Notes from the Specification

 Table 190 System Board Jitter Requirement for 5 GT/s Signaling: from Table 4-16 of the Base Specification

Parameter	Max Dj (ps)
With crosstalk	105
Without crosstalk	92

- **1** Set the probe point to SYSTEM_TX_2_0.
- **2** Perform the PreTest function (Utils.xml)
- construct extended FW test steps (eg. CUST_GetMeasStatsStep, CUST_CancelChecker, etc.).
- check input probe channel setting for "Head Type" configuration.
 - require setting to be N5380A.
 - only applicable for 2-Port testing using 2 differential probes as input.
- **3** Perform the input signal scaling for display optimization and check the signal characteristics.
- This portion is only done if any of the following item changes:
 - probe point (eg. TX, RX, etc.).
 - the user selectable signal source on the GUI configuration page.
 - the de-embed value on the GUI configuration page.
 - the lane number on the GUI configuration page.
- consist of probe external scaling to cater for signal de-embed option.
- vertical auto-scaling of input signal.
- initialize the FUNC2 as differential source.
- verify if the triggers exist.
- verify that the minimum signal pulse width is within 1 UI range (for NON-RefClk test ONLY).

- verify that the maximum signal pulse width is within 5 UI range (for NON-RefClk test ONLY).
- **4** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_SystemBoardTest).
- check if the custom test step has been called in the current trial. This custom test step is designed to execute once per test trial.
- check if the required template file exist. The default template file is "DUAL_PORT_SYS_CON.dat".
- get the framework configuration variables of interest.
- create plot data directory if it does not exist.
- get the input test waveform data from the oscilloscope (or from Agilent. bin waveform files when running under debug mode only).
- initialize the oscilloscope settings to acquire test waveform data (Scale, Offset, Trigger, Memory depth, etc.).
- acquire the oscilloscope sample waveform data (re-iterate to capture at least 1M UI).
- perform the System Board compliance test function using the SigTest DLL.
- get the compliance test results from SigTest DLL.
- find and update the worst case test result values.
- calculate the Eye-Width and Differential Peak Output values. These values are used as the final test results in the Eye-Width test and the Differential Peak Output Voltage test.
- generate the worst filter information (PLL damping factor, PLL frequency and transport delay).
- report the test results to ATE Framework.
- set the flags to indicate that the custom step has been called in the current test trial.
- **5** Report the measurement results.
- 6 Compare the measured Total Jitter at BER-12 value to the compliance test limits.


This is a timing measurement in PCI Express Gen2 that requires separation of the high frequency jitter on the transmitter signal.

The transmitter is tested with a low jitter reference clock (clean clock). However, the reference clock may still have some low frequency wander. Besides that, the transmitter itself may have low frequency wander from VDD (supply voltage), temperature and other affects. In order to avoid this increasing observed transmitter jitter, jitter on the recovered clock is separated into different bands and measured.

- 1 High frequency jitter (above 1.5 MHz) that is not tracked by the receiver and therefore reduces the transmitter eye width.
- **2** Low frequency jitter (10kHz 1.5MHz) that is mostly tracked by the receiver and used as part of the receiver testing.
- **3** Jitter below 10 kHz that is considered wander or drift and are tracked by the receiver.

Test References

Table 4-16, Section 4.7.6, PCI Express Base Specification v2.0.



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

23 Reference Clock Tests, 5.0 GT/s, PCI-E 2.0

Probing the Link for Reference Clock Compliance 346 Reference Clock Measurement Point 351 Running Reference Clock Tests 351

This section provides the Methods of Implementation (MOIs) for Reference Clock tests using a 90000X Series Infiniium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.




Reference Clock Architectures

For PCI-E 2.0, there are two main reference clock architectures – common clock architecture and data clock architecture.

Common Clock Architecture

This section describes the common Refclk Rx architecture.



$$H_{CC}(s) = \left[\frac{2s\zeta_1\omega_{n1} + \omega_{n1}^2}{s^2 + 2s\zeta_1\omega_{n1} + \omega_{n1}^2} e^{-sT_1} - \frac{2s\zeta_2\omega_{n2} + \omega_{n2}^2}{s^2 + 2s\zeta_2\omega_{n2} + \omega_{n2}^2} \right]$$

Jitter contribution from H1

Jitter contribution from H₂

 Table 191 Difference Function Parameters Applied to the Refclk Measurement

Symbol	Parameter	Min	Max	Units	Comments
T ₁	Data/clock transport delay delta		12	ns	See Note 1.
ω ₁	PLL #1 natural frequency	4.31*2π or 1.82*2π		Mrad/s	See Notes 1, 2, and 3.
ζ ₁	PLL #1 damping factor	0.54 or 1.16	1.75 (0.5 dB)		See Notes 1 and 2.
ω2	PLL #2 natural frequency		8.61*2π	Mrad/s	See Note 1.
ζ2	PLL #2 damping factor	0.54 or 1.16	1.75 (0.5 dB)		See Notes 1, 2, and 4.


NOTES:

1 T_1 defines the cumulative transport delay delta of the data and Refclk paths as shown in the above diagram and includes both off-chip and on-chip delay terms. The maximum internal transport delay for Tx and Rx is 2.0 ns.

- **2** For the common Refclk Rx architecture, two possible combinations of minimum PLL BW and corresponding peaking are specified. If the min PLL BW is ≥ 5 MHz, then a max peaking of 1.0 dB (corresponding to $\zeta = 1.16$) is required. If the min PLL BW is ≥ 8 MHz, then 3 dB of peaking (corresponding to $\zeta = 0.54$) is allowed.
- **3** The natural frequency limits for PLL #1 correspond to -3 dB cut-off frequencies of 8.0 MHz ($4.31e6^{*}2\pi$) and 5.0 MHz ($1.82e6^{*}2\pi$).
- **4** The natural frequency limit for PLL #2 corresponds to a -3 dB cut-off frequency of 16 MHz.

Data Clock Architecture

This section describes the data driving architecture.



$$H_1(s) = \left[\frac{2s\zeta_1 \omega_{n1} + \omega_{n1}^2}{s^2 + 2s\zeta_1 \omega_{n1} + \omega_{n1}^2} \right]$$

Table 192 PLL Parameters for the Data Clocked Rx Architecture

Symbol	Parameter	Min	Max	Units	Comments
ω ₁	Tx PLL natural frequency		8.61*2π	Mrad/s	See Note 1.
ζ1	Tx PLL damping factor	0.54 (3.0 dB)	1.75 (0.5 dB)		See Notes 1 and 2.

NOTES:

1 The ω_1 and ζ_1 correspond to 16 MHz with 3.0 dB of peaking. Note that for the data driving architecture, we cannot take advantage of the differencing function for two PLLs and must instead apply the full 0-16 MHz/3.0 dB peaking PLL transfer function. Similarly, the lack of an Rx PLL obviates the need for defining a transport delay parameter. **2** A minimum peaking is also specified in order to place an upper limit on the amount of energy in the rolloff of the PLL. Since ζ_1 defines both the peaking and rolloff, a minimum and maximum for ζ_1 uniquely defines the amount of BW in the rolloff region.

Probing the Link for Reference Clock Compliance

Reference Clock tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the reference clock link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1134A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1134A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Card Electromechanical Specification) will be transmitted.

	Probing Configurations			Captured W	aveforms		oscope cations
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	6 GHz	70 ps
DUT Connection	Single-Ended (2 x 1134A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	6 GHz	70 ps
	Differential (1 x 1134A w/ Differential Probe Head)	Y/N	1	True	No	6 GHz	70 ps

Table 193 Probing Options for Reference Clock Testing

*Typical

Single-Ended SMA Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 – Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 100 Single-Ended SMA Probing using Channel 1 and Channel 3

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 – Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock. Place single-ended grounds as close to the signal line's reference ground as possible. Channel-to-Channel deskew is required using this probing technique because two channels are used.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 101 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1134A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 102 Differential Probing

Reference Clock Measurement Point

The compliance test load for driver compliance is shown in Figure 4-25 of the Card Electromechanical Specification.




Figure 103 Driver Compliance Test Load

Running Reference Clock Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Reference Clock Tests" in the "PCIE 2.0 Tests" group.

Note that selecting "SSC" or "Clean Clock" under Reference Clock on the Set Up page affects the number of tests that appear on the Select Tests page.




Figure 104 Selecting Reference Clock Tests when SSC is Selected




Figure 105 Selecting Reference Clock Tests when Clean Clock is Selected

Reference Clock, High Frequency >1.5 MHz RMS Jitter (Common Clk)

Test Definition Notes from the Specification

Table 194 Reference Clock, High Frequency >1.5 MHz RMS Jitter (Common Clk) from Table4-31 of the Base Specification: Refclk Parameters for Common Refclk Rx Architecture at5.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{REFCLK-HF-RMS}	>1.5 MHz to Nyquist RMS jitter after applying Equation 4-3	3.1 (max)	ps RMS	See below Note.

NOTE: $T_{REFCLK-HF-RMS}$ is measured at the far end of the test circuit illustrated in Figure 4-93 after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.

Reference clock, high frequency >1.5 MHz RMS jitter (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-31.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20 GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a high pass filter to remove components below ≤ 1.5 MHz.
 - Apply the PLL filter using parameters for the common clock architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.
- 12 Report the peak-to-peak jitter.
- 13 Report the RMS jitter.

Test References

Table 4-31, PCI Express Base Specification rev3.0.

Reference Clock, SSC Residual (Common Clk)

Test Definition Notes from the Specification

Table 195 Reference Clock, SSC Residual (Common Clk) from Table 4-31 of the Base Specification: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{REFCLK-SSC-RES}	SSC residual	75 (max)	ps	See below Note.

NOTE: $T_{REFCLK-SSC-RES}$ is measured at the far end of the test circuit illustrated in Figure 4-93 after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.

Reference clock, SSC residual (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-31.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- **3** Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20 GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.

- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a high pass filter to remove components below ≤ 1.5 MHz.
 - Apply the PLL filter using parameters for the common clock architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.

12 Report the peak-to-peak jitter. This is the SSC residual.

Test References

Table 4-31, PCI Express Base Specification rev3.0.

Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Common Clk)

Test Definition Notes from the Specification

Table 196 Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Common Clk) from Table 4-31 of the Base Specification: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{REFCLK-LF-RMS}	10 kHz to 1.5 MHz RMS jitter	3.0 (max)	ps RMS	See below Note.

NOTE: $T_{REFCLK-SSC-RES}$ and $T_{REFCLK-LF-RMS}$ are measured after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.

Reference clock, low frequency 10 kHz to 1.5 MHz RMS jitter (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-31.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.

- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20 GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- 11 The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a band pass filter to remove components <10 kHz and >1.5 MHz.
 - Apply the PLL filter using parameters for the common clock architecture.
 - Remove SSC components (fundamental and harmonics).
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.
- 12 Report the peak-to-peak jitter.
- 13 Report the RMS jitter.

Test References

Table 4-31, PCI Express Base Specification rev3.0.

Reference Clock, SSC Deviation (Common Clk)

Test Definition Notes from the Specification

Table 197 Reference Clock, SSC Deviation (Common Clk) from Table 4-31 of the Base Specification: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{SSC-FREQ-DEVIATION}	SSC deviation	+0.0/-0.5 (max)	%	See below Note.

NOTE: $T_{REFCLK-SSC-RES}$ and $T_{REFCLK-LF-RMS}$ are measured after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.

Reference clock, SSC deviation (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-31.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- **3** Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- 10 Measure Period_max, Period_min, and Period_average from FUNC3.
- **11** Report the measurement results.
- 12 Calculate SSC deviation% = (MaxPeriod MinPeriod)/MinPeriod * 100%

Test References

Table 4-31, PCI Express Base Specification rev3.0.

Reference Clock, Maximum SSC Slew Rate (Common Clk)

Test Definition Notes from the Specification

 Table 198 Reference Clock, Maximum SSC Slew Rate (Common Clk) from Table 4-31 of the Base Specification: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{SSC-MAX-PERIOD-SLEW}	Maximum SSC df/dt	0.75 (max)	ps/UI	Defined for a worst case SSC modulation profile such as Lexmark.

Reference clock, maximum SSC slew rate (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-31.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- **10** Use the MATLAB function (DFDT) to compute the slew rate of the data.
- 11 The MATLAB function does the following:
 - Generate a differential plot $(x_n x_{n-1})$.
 - The maximum slew rate corresponds to the peak of the differential plot.
- 12 Report the measurement results.

Test References

Table 4-31, PCI Express Base Specification rev3.0.

Reference Clock, High Frequency >1.5 MHz RMS Jitter (Data Clk)

Test Definition Notes from the Specification

Table 199 Reference Clock, High Frequency >1.5 MHz RMS Jitter (Data Clk) from Table 4-33 of the Base Specification: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits	Units	Comments
T _{REFCLK-HF-RMS}	>1.5 MHz to Nyquist RMS jitter after applying Equation 4-5	4.0 (max)	ps RMS	See below Note.

NOTE: $T_{REFCLK-HF-RMS}$ is measured at the far end of the test circuit illustrated in Figure 4-93 after the filter function defined in Table 4-29 for Data Clocked Rx for >1.5 MHz jitter components has been applied.

Reference clock, high frequency >1.5 MHz RMS jitter (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-33.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory

depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.

- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- 11 The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a high pass filter to remove components below ≤ 1.5 MHz.
 - Apply the PLL filter using parameters for the data clock architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.

12 Report the peak-to-peak jitter.

13 Report the RMS jitter.

Test References

Table 4-33, PCI Express Base Specification rev3.0.

Reference Clock, Full SSC Modulation (Data Clk)

Test Definition Notes from the Specification

Table 200 Reference Clock, Full SSC Modulation (Data Clk) from Table 4-33 of the Base Specification: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits	Units	Comments
T _{refclk} -ssc-full	Full SSC modulation corresponding to +0 to 0.5%	20 (max)	ns	See below Note.

NOTE: $T_{REFCLK-HF-RMS}$ is measured at the far end of the test circuit illustrated in Figure 4-93 after the filter function defined in Table 4-29 for Data Clocked Rx for >1.5 MHz jitter components has been applied. $T_{REFCLK-SSC-FULL}$ and $T_{REFCLK-LF-RMS}$ are measured after the filter function defined in Table 4-29 for Data Clocked Rx for <1.5 MHz jitter components has been applied.

Reference clock, full SSC modulation (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-33.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a band pass filter to remove components below ≤ 10 kHz and components ≥ 1.5 MHz.
 - Apply the PLL filter using parameters for the data clock architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter. This will correspond to the full SSC modulation since the SSC components were not removed.

12 Report the peak-to-peak jitter.

Test References

Table 4-33, PCI Express Base Specification rev3.0.

Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Data Clk)

Test Definition Notes from the Specification

Table 201 Reference Clock, Low Frequency 10 kHz to 1.5 MHz RMS Jitter (Data Clk) from Table 4-33 of the Base Specification: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits	Units	Comments
T _{REFCLK-LF-RMS}	10 kHz to 1.5 MHz RMS jitter	7.5 (max)	ps RMS	See below Note.

NOTE: $T_{REFCLK-SSC-FULL}$ and $T_{REFCLK-LF-RMS}$ are measured after the filter function defined in Table 4-29 for Data Clocked Rx for <1.5 MHz jitter components has been applied.

Reference clock, low frequency 10 kHz to 1.5 MHz RMS jitter (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-33.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.

- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply a band pass filter to remove components below ≤ 10 kHz and components ≥ 1.5 MHz.
 - Apply the PLL filter using parameters for the data clock architecture.
 - Remove the SSC components (fundamental and harmonics).
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.

12 Report the peak-to-peak jitter and RMS jitter.

Test References

Table 4-33, PCI Express Base Specification rev3.0.

Reference Clock, SSC Deviation (Data Clk)

Test Definition Notes from the Specification

 Table 202 Reference Clock, SSC Deviation (Data Clk) from Table 4-33 of the Base

 Specification: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits	Units
T _{SSC-FREQ-DEVIATION}	SSC deviation	+0.0/-0.5 (max)	%

Reference clock, SSC deviation (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-33.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- **4** Set the scale and offset of the input channels to their optimum values.
- **5** Sets the Sample Rate to 20E+6.

- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- 10 Measure Period_max, Period_min, and Period_average from FUNC3.
- **11** Report the measurement results.
- 12 Calculate SSC deviation% = (MaxPeriod MinPeriod)/MinPeriod * 100%

Test References

Table 4-33, PCI Express Base Specification rev3.0.

Reference Clock, Maximum SSC Slew Rate (Data Clk)

Test Definition Notes from the Specification

Table 203 Reference Clock, Maximum SSC Slew Rate (Data Clk) from Table 4-33 of the Base Specification: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits	Units	Comments
T _{SSC-MAX-PERIOD-SLEW}	Max SSC df/dt	0.75 (max)	ps/UI	Defined for a worst case SSC modulation profile such as Lexmark.

Reference clock, maximum SSC slew rate (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.12, and Table 4-33.

Test Procedure


- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Sets the Sample Rate to 20E+6.

- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- 10 Use a MATLAB function (DFDT) to compute the slew rate of the data.
- 11 The MATLAB function does the following:
 - Generate a differential plot $(x_n x_{n-1})$.
 - The maximum slew rate corresponds to the peak of the differential plot.
- 12 Report the measurement results.

Test References

Table 4-33, PCI Express Base Specification rev3.0.


23 Reference Clock Tests, 5.0 GT/s, PCI-E 2.0



Part VI ExpressCard 1.0



Part VI



This section provides the Methods of Implementation (MOIs) for ExpressCard tests using an Agilent 90000X series Infinium oscilloscope, 1134A or 1169A probes, and the PCI Express Automated Test Application.

ExpressCard Module Tx Tests

Probing the Link for ExpressCard Module Compliance

Consult the *PHY Electrical Test Specification for PCI Express Architecture* and the *ExpressCard Standard*, *Release 1.0* for instructions to connect for testing the ExpressCard module transmitter path.

Ensure the proper polarity.

Running ExpressCard Module Tx Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. At the Set Up page, select "Express Card 1.0". Then, when selecting tests, navigate to the "ExpressCard Module Tx Tests" group.






Figure 106 Selecting ExpressCard Module Tx Tests

ExpressCard Module Tx, Unit Interval

Table 204 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be +/-300 ppm.
- UI does not account for SSC dictated variations.
- UI is defined in Table 4-5 (Base Specification).
- UI Characteristics are Maximum UI =400.12 ps and Minimum UI = 399.88ps.

Test Procedure

Follow the procedure in "ExpressCard Module Tx Tests" on page 369, and select "ExpressCard Module Tx, Unit Interval".

PASS Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

NOTE

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 205 ExpressCard Module Tx, Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Module Tx, Unit Interval	This test is not required. It is informative only.	

ExpressCard Module Tx, Template Tests

See Section 4.2.1.3.1 of the ExpressCard Standard for additional notes and test definitions.

Test Definition Notes from the Specification

Parameter	Value	Notes
Vtx _A	>= 538 mV	All Links are assumed active while generating this
Vtx _A _d	>= 368 mV	eye diagram. Transition and nontransition bits must be distinguished in order to measure compliance
Ttx _A	>= 237 ps	against the deemphasized voltage level (Ttx_A_d).

 Table 206
 Table 4-3 of the ExpressCard Standard

• Note: The values in Table 206 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the isolated edge-finger boundary of an add-in card when mated with a connector. The eye diagram is defined and centered with respect to the jitter median. The jitter median should be calculated across any 250 consecutive UIs. The maximum jitter outlier should be no greater than 81.5 ps away from the jitter median.




Figure 107 ExpressCard Module Tx Compliance Eye Diagram

Test References

Table 207 ExpressCard Module Tx, Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Module Tx, Template Tests	ExpressCard Standard, Release 1.0, Table 4-3	

ExpressCard Module Tx, Median to Max Jitter

Symbol	Parameter	Min	Nom	Max
Ttx _{A-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median.			81.5 ps

Table 208 Ttx_{A-MEDIAN-to-MAX-JITTER} for ExpressCard

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used to calculate the TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_A >= 237 ps provides for a total sum of deterministic and random jitter budget of Ttx_{A-MAX-JITTER} = 163 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{A-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• $Ttx_{A-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median) is derived from Table 4-3 in the ExpressCard Standard.

Limits

Maximum = 81.5 ps

Pass Condition

81.5 ps > $Ttx_{A-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "ExpressCard Module Tx Tests" on page 369, and select "ExpressCard Module Tx, Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

Table 209 ExpressCard Module Tx, Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Module Tx, Median to Max Jitter	ExpressCard Standard, Release 1.0, Table 4-3	

ExpressCard Module Tx, Eye-Width

Table 210 Ttx_A for ExpressCard

Symbol	Parameter	Min	Nom	Max
Ttx _A	Minimum TX Eye Width	237 ps		

Test Definition Notes from the Specification

• The maximum Transmitter jitter can be derived as $Ttx_{A-MAX-JITTER} = 400 \text{ ps} - Ttx_A = 163 \text{ ps}.$

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_A = 237 ps provides for a total sum of deterministic and random jitter budget of Ttx_{A-MAX-JITTER} = 163 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{A-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• Ttx_A (Minimum TX Eye Width) is defined in Table 4-3 of the ExpressCard Standard.

Limits

Minimum = 237 ps

Pass Condition

237 ps <= Ttx_A

Test Procedure

Follow the procedure in "ExpressCard Module Tx Tests" on page 369, and select "ExpressCard Module Tx, Eye-Width".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured minimum horizontal eye opening at the zero reference level as shown in the eye diagram.

 $T_{EYE-WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$

Where:

UI_{AVG} is the average UI.

 TIE_{Pk-Pk} is the Peak-Peak TIE.

Test References

Table 211 ExpressCard Module Tx, Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Module Tx, Eye-Width	ExpressCard Standard, Release 1.0, Table 4-3	

ExpressCard Module Tx, Peak Differential Output Voltage

Table 212 V_{TX-DIFEn-n} for ExpressCard

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.368 V		1.2 V

Test Definition Notes from the Specification

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "ExpressCard Module Tx Tests" on page 369, and select "ExpressCard Module Tx, Peak Differential Output Voltage".

PASS Condition

 $0.368 \text{ V} \le V_{\text{TX-DIFF-p-p}} \le 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2^*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.

V_{DIFF} is the Differential Voltage signal.

Test References

 Table 213 ExpressCard Module Tx, Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Module Tx, Peak Differential Output Voltage	ExpressCard Standard, Release 1.0, Table 4-3	

ExpressCard Host Tx Tests

Probing the Link for ExpressCard Host Compliance

Consult the *PHY Electrical Test Specification for PCI Express Architecture* and the *ExpressCard Standard*, *Release 1.0* for instructions to connect for testing the ExpressCard host transmitter path.

Ensure the proper polarity.

Running ExpressCard Host Tx Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. At the Set Up page, select "Express Card 1.0". Then, when selecting tests, navigate to the "ExpressCard Host Tx Tests" group.




Figure 108 Selecting ExpressCard Host Tx Tests

ExpressCard Host Tx, Unit Interval

Table 214 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be +/-300 ppm.
- UI does not account for SSC dictated variations.
- UI is defined in Table 4-5 (Base Specification).
- UI Characteristics are Maximum UI =400.12 ps and Minimum UI = 399.88ps.

Test Procedure

Follow the procedure in "Test References" on page 377, and select "ExpressCard Host Tx, Unit Interval".

PASS Condition

399.88ps < UI < 400.12ps

Measurement Algorithm

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data as the mean unit interval over the clock recovery window.

TX UI(p) = Mean(UI(n))

Where:

NOTE

n is the index of UI in the clock recovery window.

p indicates the p^{th} 3500 UI clock recovery window advanced from the beginning of the data by p^{*100} UI, as described below.

The UI measurement is not required at this point. It is provided as an informative test only.

NOTE The TX UI is computed over 3500 UI. The clock recovery window is then advanced by 100 UI, and another TX UI is computed. This process repeats until the clock recovery window advances beyond the end of the data record. The worst case TX UI is reported.

Test References

Table 215 ExpressCard Host Tx, Unit Interval Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Host Tx, Unit Interval	This test is not required. It is informative only.	

ExpressCard Host Tx, Template Tests

See Section 4.2.1.3.3 of the ExpressCard Standard for additional notes and test definitions.

Test Definition Notes from the Specification

Parameter	Value	Notes
Vtx _S	>= 262 mV	All Links are assumed active while generating this
Vtx _S _d	>= 247 mV	eye diagram. Transition and nontransition bits must be distinguished in order to measure compliance
Ttx _S	>= 183 ps	against the deemphasized voltage level (Ttx_S_d).

 Table 216
 Table 4-5 of the ExpressCard Standard

• Note: The values in Table 216 are referenced to an ideal 100 ohm differential load at the end of the interconnect path at the isolated edge-finger boundary of an add-in card when mated with a connector. The eye diagram is defined and centered with respect to the jitter median. The jitter median should be calculated across any 250 consecutive UIs. The maximum jitter outlier should be no greater than 108.5 ps away from the jitter median.




Figure 109 ExpressCard Host Tx Compliance Eye Diagram

Test References

Table 217 ExpressCard Host Tx, Template Tests Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Host Tx, Template Tests	ExpressCard Standard, Release 1.0, Table 4-5	

ExpressCard Host Tx, Median to Max Jitter

Symbol	Parameter	Min	Nom	Max
Ttx _{S-MEDIAN-to} -MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.			108.5 ps

Table 218 Ttx_{S-MEDIAN-to-MAX-JITTER} for ExpressCard

Test Definition Notes from the Specification

- Jitter is defined as the measurement variation of the crossing points $(V_{TX-DIFFp-p} = 0 V)$ in relation to the recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used to calculate the TX UI.
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_S >= 183 ps provides for a total sum of deterministic and random jitter budget of Ttx_{S-MAX-JITTER} = 217 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{S-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

• $Ttx_{S-MEDIAN-to-MAX-JITTER}$ (Maximum time between the jitter median and maximum deviation from the median) is derived from Table 4-5 in the ExpressCard Standard.

Limits

Maximum = 108.5 ps

Pass Condition

108.5 ps > $Ttx_{S-MEDIAN-to-MAX-JITTER}$.

Test Procedure

Follow the procedure in "Test References" on page 377, and select "ExpressCard Host Tx, Median to Max Jitter".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured time difference between a data edge and a recovered clock edge.

 $tie(n) = t_{R-DAT}(n) - t_{DAT}(n)$

Where:

 t_{DAT} is the original data edge.

 t_{R-DAT} is the recovered data edge (the ideal time of the data edge as defined by the recovered clock around t_{DAT}).

n is the index of all edges in the waveform.

Test References

Table 219 ExpressCard Host Tx, Median to Max Jitter Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Host Tx, Median to Max Jitter	ExpressCard Standard, Release 1.0, Table 4-5	

ExpressCard Host Tx, Eye-Width

Table 220 Ttx_S for ExpressCard

Symbol	Parameter	eter Min Nom		Max
Ttx _S	Minimum TX Eye Width	183 ps		

Test Definition Notes from the Specification

• The maximum Transmitter jitter can be derived as $Ttx_{S-MAX-JITTER} = 400 \text{ ps} - Ttx_S = 217 \text{ ps}.$

- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).
- A Ttx_S = 183 ps provides for a total sum of deterministic and random jitter budget of Ttx_{S-MAX-JITTER} = 217 ps for the Transmitter collected over any 250 consecutive TX UIs. The Ttx_{S-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs.

NOTE

The median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

- Ttx_S (Minimum TX Eye Width) is defined in Table 4-5 of the ExpressCard Standard.

Limits

Minimum = 183 ps

Pass Condition

183 ps <= Ttx_S .

Test Procedure

Follow the procedure in "Test References" on page 377, and select "ExpressCard Host Tx, Eye-Width".

Measurement Algorithm

This measurement is made over 250 consecutive bits defined in Section 3.4 (Base Specification).

The measured minimum horizontal eye opening at the zero reference level as shown in the eye diagram.

 $T_{EYE-WIDTH} = UI_{AVG} - TIE_{Pk-Pk}$

Where:

UI_{AVG} is the average UI.

 TIE_{Pk-Pk} is the Peak-Peak TIE.

Test References

Table 221 ExpressCard Host Tx, Eye-Width Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Host Tx, Eye-Width	ExpressCard Standard, Release 1.0, Table 4-5	

ExpressCard Host Tx, Peak Differential Output Voltage

Table 222 V_{TX-DIFFp-p} for ExpressCard

Symbol	Parameter	Min	Nom	Max
V _{TX-DIFFp-p}	Differential Pk-Pk Output Voltage	0.247 V		1.2 V

Test Definition Notes from the Specification

- $V_{TX-DIFFp-p} = 2^* |V_{TX-D+} V_{TX-D-}|$
- Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 4-25 (Base Specification) and measured over any 250 consecutive TX UIs. Also refer to the Transmitter compliance eye diagram shown in Figure 4-24 (Base Specification).

Test Procedure

Follow the procedure in "Test References" on page 377, and select "ExpressCard Host Tx, Peak Differential Output Voltage".

PASS Condition

 $0.247 \text{ V} \le V_{\text{TX-DIFF-p-p}} \le 1.2 \text{V}$

Measurement Algorithm

The Differential Peak Voltage measurement returns two times the larger of the Min or Max statistic if the differential voltage waveform.

 $V_{TX-DIFF-p-p} = 2*Max(Max(V_{DIFF(i)}), Min(V_{DIFF(i)}))$

Where:

i is the index of all waveform values.


V_{DIFF} is the Differential Voltage signal.

Test References

Table 223 ExpressCard Host Tx, Peak Differential Output Voltage Test References

Test Name	Reference	PCI-SIG Assertions
ExpressCard Host Tx, Peak Differential Output Voltage	ExpressCard Standard, Release 1.0, Table 4-5	


24 ExpressCard Tests



Part VII PCI Express Version 3.0



Part VII



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

25 Transmitter (Tx) Tests, PCI-E 3.0

Probing the Link for Tx Compliance 390 Tx Compliance Test Load 394 Running Tx Tests 394

This section provides the Methods of Implementation (MOIs) for Transmitter (Tx) tests of PCI-E 3.0 using an Agilent 90000X series Infinium oscilloscope, 1169A probes, and the PCI Express Automated Test Application.



Probing the Link for Tx Compliance

Transmitter tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the transmitter link, you can:

- Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the Ch1 and Ch3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use two differential probe heads with two 1169A probe amplifiers (with the negative lead grounded for single-ended measurements) and the Ch1 and Ch3 inputs of an oscilloscope that has 40 GS/s sample rate available on two channels.
- Use one differential probe head with the 1169A probe amplifier and the Ch2 input of an oscilloscope that has 40 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Base Specification) will be transmitted.

	Probing Configurations		Captured Waveforms		System Specifications			
		Break				900	90000X	
	Probing Method	Serial Link	Channels Used		Common Mode	System Band Width	Rise* Time (20-80)	
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	12 GHz	70 ps	
DUT Connection	Single-Ended (2 x 1169A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	12 GHz	70 ps	
	Differential (1 x 1169A w/ Differential Probe Head)	Y/N	1	True	No	12 GHz	70 ps	

Table 224 Probing Options for Transmitter Testing

*Typical

Single-Ended SMA Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1 – Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1 + Ch3)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel de-skew is required using this technique because two channels are used.




Figure 110 Single-Ended SMA Probing

Single-Ended Probing (Ch1) and (Ch3)

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Ch1 - Ch3. The Common mode measurements are also available in this configuration from the common mode waveform (Ch1 + Ch3)/2.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel de-skew is required using this technique because two channels are used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.

Place single-ended grounds as close to the signal line's reference ground as possible.




Figure 111 Single-Ended Probing

Differential Probing (Ch2)

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the transmitter, as close as possible to the transmitter.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 112 Differential Probing

25 Transmitter (Tx) Tests, PCI-E 3.0

Tx Compliance Test Load

The compliance test load for driver compliance is shown in Figure 4-25 (Base Specification).




Figure 113 Driver Compliance Test Load

Running Tx Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Transmitter (Tx) Tests" in the "PCIE 3.0 Tests" group.




Figure 114 Selecting Transmitter (Tx) Tests

Tx, Unit Interval

Test Definition Notes from the Specification

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
UI	Unit interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	124.9625 (min) 125.0375 (max)	ps	The specified UI is equivalent to a tolerance of <u>+</u> 300 ppm for each Refclk source. Period does not account for SSC induced variations. See below Note.

NOTE: SSC permits a +0, -5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.

UI is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

Test Procedure

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- 3 Set up the labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate, Enhanced BW, and Memory Depth to the values requested on the configuration page of the GUI.
- 6 Set the trigger source and trigger level defined by the user on the configuration page of the GUI.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Unit Interval" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on the FUNC3 (Trend data of UI measurements).
- 10 Measure the UI_max, UI_min, and UI_average from the FUNC3.
- **11** Report the measurement results.

Test References

Table 4-18, PCI Express Base Specification rev3.0.

Tx, Full Swing Tx Voltage with no TxEQ

Test Definition Notes from the Specification

 Table 226 Full Swing Tx Voltage with no TxEQ from Table 4-19 of the Base Specification:

 8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
V _{TX-FS-NO-EQ}	Full swing Tx voltage with no TxEQ	1300 (max) 800 (min)	mVPP	See below Note.

NOTE: Voltage measurements for $V_{TX-FS-NO-EQ}$ and $V_{TX-RS-NO-EQ}$ are made using the 64-zeroes/64-ones pattern in the compliance pattern.

Full Swing Tx Voltage with no TxEQ is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

The range for a transmitter output voltage swing, (specified by Vd) with no equalization is defined by $V_{TX-FS-NO-EQ}$, and is obtained by setting c_{-1} and c_{+1} to zero and measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of $V_{TX-FS-NO-EQ}$.




Figure 115 V_{TX-FS-NO-EQ} Measurement

Test Procedure

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **4** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern. The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **5** Set up the real time eye and fold the signal using the MATLAB generated function as the clock recovery.
- 6 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 7 Report the measurement results.

Test References

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Reduced Swing Tx Voltage with no TxEQ

Test Definition Notes from the Specification

 Table 227 Reduced Swing Tx Voltage with no TxEQ from Table 4-19 of the Base

 Specification: 8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
V _{TX-RS-NO-EQ}	Reduced swing Tx voltage with no TxEQ	1300 (max)	mVPP	See below Note.

NOTE: Voltage measurements for $V_{TX-FS-NO-EQ}$ and $V_{TX-RS-NO-EQ}$ are made using the 64-zeroes/64-ones pattern in the compliance pattern.

Reduced Swing Tx Voltage with no TxEQ is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

The range for a transmitter output voltage swing, (specified by Vd) with no equalization is defined by $V_{\text{TX-RS-NO-EQ}}$, and is obtained by setting c₋₁ and c₊₁ to zero and measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of $V_{\text{TX-RS-NO-EQ}}$.




Figure 116 V_{TX-RS-NO-EQ} Measurement

Test Procedure

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **4** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern. The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **5** Set up the real time eye and fold the signal using the MATLAB generated function as the clock recovery.
- 6 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 7 Report the measurement results.

Test References

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Min Swing During EIEOS for Full Swing

Test Definition Notes from the Specification

Table 228 Min Swing During EIEOS for Full Swing from Table 4-19 of the Base Specification:8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
V _{TX-EIEOS-FS}	Min swing during EIEOS for full swing	250 (min)	mVPP	See below Note.

NOTE: Voltage limits comprehend both full swing and reduced swing modes. The Tx must reject any changes that would violate this specification. The maximum level is covered in the $V_{TX-FS-NO-EQ}$ measurement which represents the maximum peak voltage the Tx can drive. The $V_{TX-EIEOS-FS}$ and $V_{TX-EIEOS-RS}$ voltage limits are imposed to guarantee the EIEOS threshold of 175 mVPP at the Rx pin. This parameter is measured using the actual EIEOS pattern that is part of the compliance pattern and then removing the ISI contribution of the breakout channel. The transmitter must advertise a value for LF during TS1 at 8.0 GT/s that ensures these parameters are met.

Min swing during EIEOS for full swing is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

 $V_{TX-EIEOS-FS}$ is measured using the EIEOS sequence contained within the compliance pattern. This pattern consists of eight consecutive ones followed by the same number of consecutive zeroes, where the pattern is repeated for a total of 128 UIs. The loss effect of the breakout channel may be appreciable at the EIEOS signaling frequency, so its loss effects must be taken into account to yield an equivalent voltage at the Tx pin. Typically, this requires de-embedding. A transmitter sends out a unique EIEOS pattern to inform the receiver that the transmitter is signaling an EI Exit. This pattern guarantees the receiver will properly detect the EI Exit condition, something not guaranteed by scrambled data. The Tx EIEOS launch voltage is defined by $V_{TX-EIEOS-FS}$ for full swing signaling and by $V_{TX-EIEOS-RS}$ for reduced swing signaling. $V_{TX-EIEOS-RS}$ is smaller than $V_{TX-EIEOS-FS}$ to reflect the fact that reduced swing is typically supported only for lower loss channels where there is less attenuation at the EIEOS signaling rate.

For full swing signaling, $V_{\text{TX-EIEOS-FS}}$ is measured with a c_{+1} coefficient value of -0.33 and a c_{-1} coefficient of 0.00, corresponding to preset number P10. This is equivalent to a maximum nominal boost of 9.5 dB and represents the maximum boost attainable in coefficient space. When a boost tolerance of ± 1.5 dB is factored in, this yields the minimum boost

limit of 8.0 dB appearing in Table 4-19. For reduced swing signaling, $V_{TX-EIEOS-RS}$ is measured with a c_{+1} coefficient value of -0.167 and a c_{-1} coefficient of 0.00, corresponding to preset P1.

Both $V_{TX-EIEOS-FS}$ and $V_{TX-EIEOS-RS}$ are referenced to the Tx pin, so any attenuation effects of the breakout channel must be removed from the measurement, typically by de-embedding.

At the far end of a lossy channel, the de-emphasis peak will be attenuated; this is why the measurement interval includes only the middle five UIs. The voltage is averaged over this interval for both the negative and positive halves of the waveform. $V_{TX-EIEOS-FS}$ or $V_{TX-EIEOS-RS}$ is defined as the difference between the negative and positive waveform segment averages. UI boundaries are defined with respect to the edge of the recovered data clock.




Figure 117 V_{TX-EIEOS-FS} and V_{TX-EIEOS-RS} Measurements

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.

- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the average EIEOS high voltage to the ATE framework.
 - Report the average EIEOS low voltage to the ATE framework.
 - Calculate the amplitude of the EIEOS signal by taking the difference between the high and low voltage readings.
 - Report the EIEOS amplitude to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- **4** Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Min Swing During EIEOS for Reduced Swing

Test Definition Notes from the Specification

Table 229 Min Swing During EIEOS for Reduced Swing from Table 4-19 of the Base Specification: 8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
V _{TX-EIEOS-RS}	Min swing during EIEOS for reduced swing	232 (min)	mVPP	See below Note.

NOTE: Voltage limits comprehend both full swing and reduced swing modes. The Tx must reject any changes that would violate this specification. The maximum level is covered in the $V_{TX-FS-NO-EQ}$ measurement which represents the maximum peak voltage the Tx can drive. The $V_{TX-EIEOS-FS}$ and $V_{TX-EIEOS-RS}$ voltage limits are imposed to guarantee the EIEOS threshold of 175 mVPP at the Rx pin. This parameter is measured using the actual EIEOS pattern that is part of the compliance pattern and then removing the ISI contribution of the breakout channel. The transmitter must advertise a value for LF during TS1 at 8.0 GT/s that ensures these parameters are met.

Min swing during EIEOS for reduced swing is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

 $V_{TX-EIEOS-FS}$ is measured using the EIEOS sequence contained within the compliance pattern. This pattern consists of eight consecutive ones followed by the same number of consecutive zeroes, where the pattern is repeated for a total of 128 UIs. The loss effect of the breakout channel may be appreciable at the EIEOS signaling frequency, so its loss effects must be taken into account to yield an equivalent voltage at the Tx pin. Typically, this requires de-embedding. A transmitter sends out a unique EIEOS pattern to inform the receiver that the transmitter is signaling an EI Exit. This pattern guarantees the receiver will properly detect the EI Exit condition, something not guaranteed by scrambled data. The Tx EIEOS launch voltage is defined by $V_{TX-EIEOS-FS}$ for full swing signaling and by $V_{TX-EIEOS-RS}$ for reduced swing signaling. $V_{TX-EIEOS-RS}$ is smaller than $V_{TX-EIEOS-FS}$ to reflect the fact that reduced swing is typically supported only for lower loss channels where there is less attenuation at the EIEOS signaling rate.

For full swing signaling, $V_{\text{TX-EIEOS-FS}}$ is measured with a c_{+1} coefficient value of -0.33 and a c_{-1} coefficient of 0.00, corresponding to preset number P10. This is equivalent to a maximum nominal boost of 9.5 dB and represents the maximum boost attainable in coefficient space. When a boost tolerance of ± 1.5 dB is factored in, this yields the minimum boost

limit of 8.0 dB appearing in Table 4-19. For reduced swing signaling, $V_{TX-EIEOS-RS}$ is measured with a c_{+1} coefficient value of -0.167 and a c_{-1} coefficient of 0.00, corresponding to preset P1.

Both $V_{TX-EIEOS-FS}$ and $V_{TX-EIEOS-RS}$ are referenced to the Tx pin, so any attenuation effects of the breakout channel must be removed from the measurement, typically by de-embedding.

At the far end of a lossy channel, the de-emphasis peak will be attenuated; this is why the measurement interval includes only the middle five UIs. The voltage is averaged over this interval for both the negative and positive halves of the waveform. $V_{TX-EIEOS-FS}$ or $V_{TX-EIEOS-RS}$ is defined as the difference between the negative and positive waveform segment averages. UI boundaries are defined with respect to the edge of the recovered data clock.




Figure 118 V_{TX-EIEOS-FS} and V_{TX-EIEOS-RS} Measurements

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.

- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the average EIEOS high voltage to the ATE framework.
 - Report the average EIEOS low voltage to the ATE framework.
 - Calculate the amplitude of the EIEOS signal by taking the difference between the high and low voltage readings.
 - Report the EIEOS amplitude to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- **4** Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Uncorrelated Total Jitter

Test Definition Notes from the Specification

 Table 230 Uncorrelated Total Jitter from Table 4-19 of the Base Specification: 8.0 GT/s

 Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units
T _{TX-UTJ}	Tx uncorrelated total jitter	31.25 (max)	ps PP at 10 ^{–12}

Uncorrelated total jitter is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - · Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the RJ RMS jitter value to the ATE framework.
 - Report the peak total jitter value to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- **4** Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Uncorrelated Deterministic Jitter

Test Definition Notes from the Specification

 Table 231 Uncorrelated Deterministic Jitter from Table 4-19 of the Base Specification:

 8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units
T _{TX-UDJDD}	Tx uncorrelated deterministic jitter	12 (max)	ps PP

Uncorrelated deterministic jitter is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)

- Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
- Perform the transmitter compliance test function using the SigTest DLL.
- Get compliance test results from SigTest DLL.
- Find and update the worst case test result values.
- Report the peak uncorrelated deterministic jitter value to the ATE framework.
- Set flags to indicate that the custom step has been called in the current test trial.
- 4 Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Total Uncorrelated PWJ (Pulse Width Jitter)

Test Definition Notes from the Specification

 Table 232 Total uncorrelated PWJ from Table 4-19 of the Base Specification: 8.0 GT/s

 Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
T _{TX-UPW-TJ}	Total uncorrelated PWJ	24 (max)	ps PP at 10 ^{–12}	See below Note.

NOTE: PWJ parameters are measured after DDJ separation. The parameters are measured with an optimized preset value after de-embedding to the Tx pin.

Total uncorrelated PWJ is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.

- verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the random jitter value to the ATE framework.
 - Report the uncorrelated total pulse width jitter value to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- 4 Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Deterministic DjDD Uncorrelated PWJ (Pulse Width Jitter)

Test Definition Notes from the Specification

 Table 233 Deterministic DjDD Uncorrelated PWJ from Table 4-19 of the Base Specification:

 8.0 GT/s Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
T _{TX-UPW-DJDD}	Deterministic DjDD uncorrelated PWJ	10 (max)	ps PP	See below Note.

NOTE: PWJ parameters are measured after DDJ separation. The parameters are measured with an optimized preset value after de-embedding to the Tx pin.

Deterministic DjDD uncorrelated PWJ is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)

- Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
- Perform the transmitter compliance test function using the SigTest DLL.
- Get compliance test results from SigTest DLL.
- Find and update the worst case test result values.
- Report the peak deterministic DjDD uncorrelated PWJ value to the ATE framework.
- Set flags to indicate that the custom step has been called in the current test trial.
- 4 Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Data Dependent Jitter

Test Definition Notes from the Specification

 Table 234 Data Dependent Jitter from Table 4-19 of the Base Specification: 8.0 GT/s

 Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
T _{TX-DDJ}	Data dependent jitter	18 (max)	ps PP	See below Note.

NOTE: The jitter parameters are measured with an optimized preset value after de-embedding to the Tx pin. The 18 ps number takes into account the measurement error.

Data dependent jitter is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.

- verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the data dependent jitter value to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- 4 Report the measurement results.

Table 4-19, PCI Express Base Specification rev3.0.

Tx, Pseudo Package Loss

Test Definition Notes from the Specification

 Table 235 Pseudo Package Loss from Table 4-19 of the Base Specification: 8.0 GT/s

 Specific Tx Voltage and Jitter Parameters

Symbol	Parameter	Value	Units	Comments
ps21 _{TX}	Pseudo package loss	–3.0 (min)	dB	PP ratio of 64-ones/64-zeroes pattern versus 0101 pattern. No Tx equalization. See below Note.

NOTE: The -3.0 dB number takes into account the measurement error. For some Tx package/driver combinations, $ps21_{TX}$ may be greater than 0 dB.

Pseudo package loss is defined in PCI Express Base Specification rev3.0, Section 4.3.5.4.8, and Table 4-19.

Package loss is measured by comparing the 64-zeroes/64-ones PP voltage (V111) against a 1010 pattern (V101). Tx package loss measurement is made with c_{-1} and c_{+1} both set to zero. A total of 106 measurements are made and averaged to obtain values for V101 and V111. Due to the HF content of V101, ps21_{TX} measurement requires that the breakout channel be de-embedded back to the Tx pin.

Measurement of V101 and V111 is made towards the end of each interval to minimize ISI and low frequency effects. V101 is defined as the peak-to-peak voltage between minima and maxima of the clock pattern. V111 is defined as the peak-to-peak voltage difference between the positive and negative levels of the two half cycles. The measurement should be averaged over multiple compliance patterns until the standard deviation is less than 2% of the mean.




Figure 119 ps21_{TX} Measurement

Test Procedure

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **3** Perform the actual compliance testing using the SigTest DLL (CUST_SigTestDLL_TxTest_Gen3).
 - Check if "CUST_SigTestDLL_TxTest_Gen3" has been called in the current trial. This custom test step is designed to execute once per test trial.
 - Check if the required template file exist. The default template file is "TX_CON.dat", which is modified from the SigTest Add-In Card template file.
 - Get the framework config variables of interest.
 - Get the input test waveform data from the oscilloscope.
 - Initialize the scope settings to acquire the test waveform data (scale, offset, trigger, memory depth, etc.)
 - Acquire the scope sample waveform data (re-iterate to capture at least 1M UIs).
 - Perform the transmitter compliance test function using the SigTest DLL.
 - Get compliance test results from SigTest DLL.
 - Find and update the worst case test result values.
 - Report the number of package loss measurements taken.
 - Report the package loss ratio value to the ATE framework.
 - Set flags to indicate that the custom step has been called in the current test trial.
- 4 Report the measurement results.

Test References

Table 4-19, PCI Express Base Specification rev3.0.

Tx, DC Common-Mode Voltage

Test Definition Notes from the Specification

Table 236 DC Common-Mode Voltage from Table 4-18 of the Base Specification: Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
V _{TX-DC-CM}	Tx DC common-mode voltage	0 (min) 3.6 (max)	0 (min) 3.6 (max)	0 (min) 3.6 (max)	V	The allowed DC common-mode voltage at a transmitter pin under any conditions. See below Note.

NOTE: $I_{TX-SHORT}$ and $V_{TX-DC-CM}$ stipulate the maximum current/voltage levels that a transmitter can generate and therefore define the worst case transients and a receiver must tolerate.

DC common-mode voltage is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

The average DC common-mode voltage measurement computes the DC average of the common-mode signal.

$$V_{\text{TX-CM-DC}} = DC_{(avg)} \text{ of } \frac{|V_{\text{TX-D+}} + V_{\text{TX-DC-}}|}{2}$$

The PCI Express Base Specification states that the transmitter DC common-mode voltage must be held at the same value during all states.

This test is only available when the single-ended or SMA probing method has been used (as it requires two channels input). When the input data is a differential signal (single channel input used), this test will be disabled.

- **1** Set the probe point to TX_3_0.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the common mode of the two input signals.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- 3 Set the scale and offset of the input channels to their optimum values.
- 4 CUST_DCCommonModeVoltageSetup:

- Enable and display common-mode measurements for FUNC2.
- Enable the average common-mode measurement.
- Use markers to indicate compliance test limit boundaries (0 V to 3.6 V).
- Set up labels and grid display settings on the oscilloscope
- 5 Measure the average common-mode result value.
- 6 Compute the DC common-mode line delta by taking the absolute difference between the average voltage value of the D+ and D- input waveform. This value will be used as the test result for the DC common-mode line delta test.
- 7 Compare the measured average DC common-mode value to the compliance test limits.

Table 4-18, PCI Express Base Specification rev3.0.

Tx, AC Common-Mode Voltage (4 GHz LPF)

Test Definition Notes from the Specification

Table 237 AC Common-Mode Voltage (4 GHz LPF) from Table 4-18 of the Base Specification: Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
V _{TX-AC-CM-PP}	Tx AC peak-to-peak common-mode voltage (5.0 GT/s)	N/A	150 (max)	150 (max)	mVPP	At 8.0 GT/s, no more than 50 mVPP within 0.03 to 500 MHz range. At 5.0 GT/s, no more than 100 mVPP within 0.03 to 500 MHz range. See below Note.

NOTE: $V_{TX-AC-CM-PP}$ and $V_{TX-AC-CM-P}$ are defined in Section 4.3.3.2. Measurement is made over at least 10^6 UIs.

Tx common-mode noise for 8.0 GT/s is measured at TP1 without de-embedding the breakout channel. The parameter captures device common-mode noise only and is not intended to capture system common-mode noise. For 5.0 GT/s, an LPF with a -3 dB corner at 2.5 GHz is applied to the raw data. For 8.0 GT/s, the filter's -3 dB corner is at 4.0 GHz.

AC common-mode voltage (4 GHz LPF) is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

The AC common-mode voltage measurement computes the AC peak-to-peak of the common-mode signal. The measurement of $V_{\text{TX-AC-CM-PP}}$ is the value of difference between the maximum and minimum of the common-mode signal.

$$V_{CM} = [V_{D+} + V_{D-}]/2$$
$$V_{TX-AC-CM-PP} = \max(V_{D+} + V_{D-})/2 - \min(V_{D+} + V_{D-})/2$$

This test is only available when the single-ended or SMA probing method has been used (as it requires two channels input). When the input data is a differential signal (single channel input used), this test will be disabled.

Test Procedure

- **1** Set the probe point to TX_3_0_woInfiniiSim.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - remove the de-embed feature.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the common mode of the two input signals.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Use UDF LPF (Low Pass Filter) with cut-off frequency of 4 GHz to the common-mode signal.
- 6 Measure the VPP of the filtered signal.
- 7 Report the measurement results.

Test References

Table 4-18, PCI Express Base Specification rev3.0.

Tx, AC Common-Mode Voltage (30 kHz to 500 MHz)

Test Definition Notes from the Specification

 Table 238 AC Common-Mode Voltage (30 kHz to 500 MHz) from Table 4-18 of the Base Specification: Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
V _{TX-AC-CM-PP}	Tx AC peak-to-peak common-mode voltage (5.0 GT/s)	N/A	150 (max)	150 (max)	mVPP	At 8.0 GT/s, no more than 50 mVPP within 0.03 to 500 MHz range. At 5.0 GT/s, no more than 100 mVPP within 0.03 to 500 MHz range See below Note.

NOTE: $V_{TX-AC-CM-PP}$ and $V_{TX-AC-CM-P}$ are defined in Section 4.3.3.2. Measurement is made over at least 10^6 UIs.

Tx common-mode noise for 8.0 GT/s is measured at TP1 without de-embedding the breakout channel. The parameter captures device common-mode noise only and is not intended to capture system common-mode noise. For 5.0 GT/s, an LPF with a -3 dB corner at 2.5 GHz is applied to the raw data. For 8.0 GT/s, the filter's -3 dB corner is at 4.0 GHz.

AC common-mode voltage (30 kHz to 500 MHz) is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

The AC common-mode voltage measurement computes the AC peak-to-peak of the common-mode signal. The measurement of $V_{TX-AC-CM-PP}$ is the value of difference between the maximum and minimum of the common-mode signal.

$$V_{CM} = [V_{D+} + V_{D-}]/2$$
$$V_{TX-AC-CM-PP} = \max(V_{D+} + V_{D-})/2 - \min(V_{D+} + V_{D-})/2$$

This test is only available when the single-ended or SMA probing method has been used (as it requires two channels input). When the input data is a differential signal (single channel input used), this test will be disabled.

- **1** This test requires the following pre-requisite test(s):
 - AC common-mode voltage (4 GHz LPF)
- **2** Set the probe point to TX_3_0.

- **3** Use the MATLAB function (BandPassFilter) to filter the signal with cut-off frequencies of 30 kHz and 500 MHz.
- 4 Set the scale and offset of the filtered signal to optimum values.
- **5** Measure the VPP of the filtered signal.
- **6** Report the measurement results.

Table 4-18, PCI Express Base Specification rev3.0.

Tx, Absolute Delta of DC Common-Mode Voltage Between D+ and D-

Test Definition Notes from the Specification

 Table 239 Absolute Delta of DC Common-Mode Voltage Between D+ and D- from Table 4-18 of the Base

 Specification: Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
V _{TX-CM-DC-LINE-} delta	Absolute delta of DC common-mode voltage between D+ and D-	0 (min) 25 (max)	0 (min) 25 (max)	0 (min) 25 (max)	mV	$\begin{split} V_{TX-CM-DC-D+[during L0]} &= \\ V_{TX-CM-DC-D-[during L0]} &\leq 25 \text{ mV} \\ \\ V_{TX-CM-DC-D+} &= DC_{(avg)} \text{ of } V_{TX-D+} \\ [during L0] \\ \\ \\ V_{TX-CM-DC-D-} &= DC_{(avg)} \text{ of } V_{TX-D-} \\ [during L0] \end{split}$

Absolute delta of DC common-mode voltage between D+ and D- is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

The DC common-mode line delta measurement computes the absolute difference between the average DC value of the D+ and the average DC value of the D- waveform signals.

$$\begin{split} & \left|V_{TX-CM-DC-D+[during L0]} - V_{TX-CM-DC-D-[during L0]}\right| \leq 25 \text{ mV} \\ & V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of } \left|V_{TX-D+}\right| \text{ [during L0]} \\ & V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of } \left|V_{TX-D-}\right| \text{ [during L0]} \end{split}$$

This test is only available when the single-ended or SMA probing method has been used (as it requires two channels input). When the input data is a differential signal (single channel input used), this test will be disabled.

Test Procedure

1 This test requires the following pre-requisite test(s):

• Average DC common-mode output voltage test

- **2** Set the probe point to TX_3_0.
- **3** Report the measurement results obtained from running the pre-requisite test, average DC common-mode output voltage test.
 - DC common-mode line delta
 - Average DC value of D+
 - Average DC value of D-
- **4** Compare the measured DC common-mode line delta value to the compliance test limits.

Table 4-18, PCI Express Base Specification rev3.0.

Tx, Absolute Delta of DC Common-Mode Voltage During L0 and Idle

Test Definition Notes from the Specification

 Table 240 Absolute Delta of DC Common-Mode Voltage During L0 and Idle from Table 4-18 of the Base

 Specification: Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	8.0 GT/s	Units	Comments
V _{TX-CM-DC-ACTIVE} -IDLE-DELTA	Absolute delta of DC common-mode voltage during L0 and electrical idle	0 (min) 100 (max)	0 (min) 100 (max)	0 (min) 100 (max)	mV	$\begin{split} & V_{TX-CM-DC [during L0]} - \\ &V_{TX-CM-Idle-DC [during electrical idle]} \\ &\leq 100 \text{ mV} \\ &V_{TX-CM-DC} = DC_{(avg)} \text{ of } V_{TX-D+} + \\ &V_{TX-D-} /2 \end{split}$
						$V_{TX-CM-Idle-DC} = DC_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [electrical idle]

Absolute delta of DC common-mode voltage during L0 and electrical idle is defined in PCI Express Base Specification rev3.0, Section 4.3.5.6, and Table 4-18.

This test measures $V_{TX\text{-}CM\text{-}DC\text{-}ACTIVE\text{-}IDLE\text{-}DELTA}\text{,}$ which is the absolute delta of the DC common-mode voltage during L0 and electrical idle.

 $|V_{TX-CM-DC} [during L0] - V_{TX-CM-Idle-DC} [during electrical idle]| \le 100 \text{ mV}$

 $V_{TX-CM-DC} = DC_{(avg)}$ of $|V_{TX-D+} + V_{TX-D-}|/2$

 $V_{TX-CM-Idle-DC} = DC_{(avg)}$ of $|V_{TX-D+} + V_{TX-D-}|/2$ [electrical idle]

This test is only available when the single-ended or SMA probing method has been used (as it requires two channels input). When the input data is a differential signal (single channel input used), this test will be disabled.

Test Procedure

- **1** This test requires the following pre-requisite test(s):
 - Average DC common-mode output voltage test
- **2** Set the probe point to TX_3_0.
- 3 Configure the DUT to operate in the idle stage.
- **4** Perform input signal scaling for display optimization and check the signal characteristics.
 - remove the de-embed feature.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the common mode of the two input signals.
 - verify no triggers exist in the idle stage.
- **5** CUST_DCCommonModeVoltageSetup:
 - Enable and display common-mode measurements for FUNC2.
 - Enable the average common-mode measurement.
 - Set up labels and grid display settings on the oscilloscope.
- 6 Report the measurement results obtained from running the pre-requisite test, average DC common-mode output voltage test.
 - Average DC value of the common-mode signal
- 7 Compute the differential between the DC of the active stage and the idle stage.
- 8 Report the measurement results.

Test References

Table 4-18, PCI Express Base Specification rev3.0.

Tx, Preset #1 Measurement (P1), De-emphasis

Test Definition Notes from the Specification

 Table 241 Preset #1 Measurement (P1), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	с ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P1	0.0	$-3.5\pm1~\text{dB}$	0.000	-0.167	1.000	0.668	0.668


The de-emphasis of the preset number P1 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 242 Preset Measurement Cross Re	terence	lable
---------------------------------------	---------	-------

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P1	P1/P4	N/A

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

Test Procedure

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P1.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P1.
- **10** Compute the de-emphasis at preset value P1.
- 11 Report the measurement of Vb during preset values P1 and P4.
- 12 Compare the de-emphasis value to the compliance test limits.

Test References

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #0 Measurement (P0), De-emphasis

Test Definition Notes from the Specification

Table 243 Preset #0 Measurement (P0), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	с ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P0	0.0	$-6.0\pm1.5~\mathrm{dB}$	0.000	-0.250	1.000	0.500	0.500


The de-emphasis of the preset number P0 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 244 Preset Me	asurement Cr	ross Refe	erence Table
---------------------	--------------	-----------	--------------

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))	
P0	P0/P4	N/A	

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P0.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- 6 The MATLAB function does the following:

- Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
- Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P0.
- 10 Compute the de-emphasis at preset value P0.
- 11 Report the measurement of Vb during preset values P0 and P4.
- 12 Compare the de-emphasis value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #9 Measurement (P9), Preshoot

Test Definition Notes from the Specification

 Table 245 Preset #9 Measurement (P9), Preshoot from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P9	$3.5\pm1~\text{dB}$	0.0	-0.166	0.000	0.668	0.668	1.000


The preshoot of the preset number P9 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
Р9	N/A	P4/P9

 Table 246
 Preset Measurement Cross Reference Table

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P9.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.

- vertical auto-scaling of the input signal.
- initialize FUNC1 as the differential source.
- verify if the triggers exist.
- verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- **9** Obtain the measurement of Vb at preset number P9.
- 10 Compute the preshoot at preset value P9.
- 11 Report the measurement of Vb during preset values P9 and P4.
- 12 Compare the preshoot value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #8 Measurement (P8), De-emphasis

Test Definition Notes from the Specification

Table 247 Preset #8 Measurement (P8), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	с ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P8	$3.5\pm1~\text{dB}$	$-3.5\pm1~\text{dB}$	-0.125	-0.125	0.750	0.500	0.750


The de-emphasis of the preset number P8 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 248Preset	Measurement	Cross	Reference	Table
-----------------	-------------	-------	-----------	-------

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P8	P8/P6	P3/P8

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

Test Procedure

- **1** This test requires the following pre-requisite test(s):
 - Preset #6 measurement (P6), preshoot
 - Obtain the measurement of Vb at preset number P6 (Vb_P6)
 - Preset #3 measurement (P3), de-emphasis
 - Obtain the measurement of Vb at preset number P3 (Vb_P3)
- **2** Set the probe point to TX_3_0_P8.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- 7 Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P8.
- 10 Compute the de-emphasis and preshoot at preset value P8.
- 11 Report the measurement of Vb during preset values P6 and P8.
- 12 Compare the de-emphasis value to the compliance test limits.

Test References

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #8 Measurement (P8), Preshoot

Test Definition Notes from the Specification

 Table 249 Preset #8 Measurement (P8), Preshoot from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	с ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P8	$3.5\pm1~\text{dB}$	$-3.5\pm1~\text{dB}$	-0.125	-0.125	0.750	0.500	0.750


The preshoot of the preset number P8 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

 Table 250 Preset Measurement Cross Reference Table

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))	
P8	P8/P6	P3/P8	

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

Test Procedure

- **1** This test requires the following pre-requisite test(s):
 - Preset #8 measurement (P8), de-emphasis
 - Obtain the measurement of Vb at preset number P8 (Vb_P8)
 - Obtain the measurement of Vb at preset number P3 (Vb_P3)
 - Obtain the preshoot at preset value P8
- 2 Report the measurement of Vb during preset values P8 and P3.
- **3** Compare the preshoot value to the compliance test limits.

Test References

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #7 Measurement (P7), De-emphasis

Test Definition Notes from the Specification

 Table 251 Preset #7 Measurement (P7), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	с ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P7	$3.5\pm1~\text{dB}$	$-6.0\pm1.5~\text{dB}$	-0.100	-0.200	0.800	0.400	0.600


The de-emphasis of the preset number P7 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 252 Preset Measurement	t Cross Reference Table	Э
------------------------------	-------------------------	---

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB)))		
P7	P7/P5	P2/P7		

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Preset #5 measurement (P5), preshoot
 - Obtain the measurement of Vb at preset number P5 (Vb_P5)
 - Preset #2 measurement (P2), de-emphasis
 - Obtain the measurement of Vb at preset number P2 (Vb_P2)
- **2** Set the probe point to TX_3_0_P7.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.

- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P7.
- 10 Compute the de-emphasis and preshoot at preset value P7.
- 11 Report the measurement of Vb during preset values P5 and P7.
- 12 Compare the de-emphasis value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #7 Measurement (P7), Preshoot

Test Definition Notes from the Specification

 Table 253 Preset #7 Measurement (P7), Preshoot from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P7	$3.5\pm1~\text{dB}$	$-6.0\pm1.5~\text{dB}$	-0.100	-0.200	0.800	0.400	0.600

The preshoot of the preset number P7 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.


An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1}

and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P7	P7/P5	P2/P7

 Table 254 Preset Measurement Cross Reference Table

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Preset #7 measurement (P7), de-emphasis
 - Obtain the measurement of Vb at preset number P7 (Vb_P7)
 - Obtain the measurement of Vb at preset number P2 (Vb_P2)

- Obtain the preshoot at preset value P7
- 2 Report the measurement of Vb during preset values P7 and P2.
- **3** Compare the preshoot value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #5 Measurement (P5), Preshoot

Test Definition Notes from the Specification

Table 255 Preset #5 Measurement (P5), Preshoot from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P5	$1.9\pm1~dB$	0.0	-0.100	0.000	0.800	0.800	1.000


The preshoot of the preset number P9 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 256 Preset Measurement Cross Reference Tab	ole
--	-----

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
Р5	N/A	P4/P5

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P5.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- 6 The MATLAB function does the following:

- Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
- Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P5.
- 10 Compute the preshoot at preset value P5.
- 11 Report the measurement of Vb during preset values P5 and P4.
- 12 Compare the preshoot value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #6 Measurement (P6), Preshoot

Test Definition Notes from the Specification

 Table 257 Preset #6 Measurement (P6), Preshoot from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	C ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P6	$2.5\pm1~\text{dB}$	0.0	-0.125	0.000	0.750	0.750	1.000


The preshoot of the preset number P6 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P6	N/A	P4/P6

 Table 258
 Preset
 Measurement
 Cross
 Reference
 Table

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P6.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.

- vertical auto-scaling of the input signal.
- initialize FUNC1 as the differential source.
- verify if the triggers exist.
- verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P6.
- 10 Compute the preshoot at preset value P6.
- 11 Report the measurement of Vb during preset values P6 and P4.
- 12 Compare the preshoot value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #3 Measurement (P3), De-emphasis

Test Definition Notes from the Specification

Table 259 Preset #3 Measurement (P3), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	с ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P3	0.0	$-2.5\pm1~\text{dB}$	0.000	-0.125	1.000	0.750	0.750


The de-emphasis of the preset number P3 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 260 Preset	Measurement	Cross	Reference	Table
------------------	-------------	-------	-----------	-------

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P3	P3/P4	N/A

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P3.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- 6 The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P3.
- 10 Compute the de-emphasis at preset value P3.
- 11 Report the measurement of Vb during preset values P3 and P4.
- 12 Compare the de-emphasis value to the compliance test limits.

Test References

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #2 Measurement (P2), De-emphasis

Test Definition Notes from the Specification

 Table 261 Preset #2 Measurement (P2), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number	Preshoot (dB)	De-emphasis (dB)	c ₋₁	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P2	0.0	$-4.4\pm1.5~\mathrm{dB}$	0.000	-0.200	1.000	0.600	0.600


The de-emphasis of the preset number P2 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.

An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other. The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Table 262 Preset	Measurement (Cross Re	ference	Table
-------------------------	---------------	----------	---------	-------

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))	
P2	P2/P4	N/A	

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.



Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P2.
- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- 6 The MATLAB function does the following:

- Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
- Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P2.
- 10 Compute the de-emphasis at preset value P2.
- 11 Report the measurement of Vb during preset values P2 and P4.
- 12 Compare the de-emphasis value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

Tx, Preset #10 Measurement (P10), De-emphasis

Test Definition Notes from the Specification

Table 263 Preset #10 Measurement (P10), De-emphasis from Table 4-16 of the Base Specification: Tx Preset Ratios and Corresponding Coefficient Values

Preset Number		De-emphasis (dB)	c_1	c ₊₁	Va/Vd	Vb/Vd	Vc/Vd
P10	0.0	See below Note.	0.000	See below Note.	1.000	See below Note.	See below Note.

NOTE: P10 boost limits are not fixed, since its de-emphasis level is a function of the LF level that the Tx advertises during training. The allowable P10 boost range is defined by the coefficient space lying between the two diagonal lines in Figure 4-50. This approach permits both full and reduced swing transmitters to use P10 for testing to their respective boost limits.

The de-emphasis of the preset number P10 is defined in PCI Express Base Specification rev3.0, Section 4.3.5.2.2, and Table 4-16.


An 8.0 GT/s transmitter must support a limited number of presets. Presets are defined in terms of two ratios, relating the precursor and postcursor equalization voltages. The precursor (Vc) is referred to as preshoot, while the postcursor (Va) is referred to as de-emphasis. This convention permits the specification to retain the existing 2.5 GT/s/5.0 GT/s definitions for Tx equalization, where only de-emphasis is defined, and it allows preshoot and de-emphasis to be defined such that each is independent of the other.

The maximum swing, Vd, is also shown to illustrate that, when both c_{+1} and c_{-1} are nonzero, the swings of Va and Vb do not reach the maximum as defined by Vd. The high frequency nature of 8.0 GT/s signaling makes the measurement of single UI pulse heights impractical.

Preset Number	De-emphasis (dB) 20log ₁₀ (Vb(i)/Vb(j))	Preshoot (dB) 20log ₁₀ (Vb(i)/Vb(j))
P10	P10/P4	N/A

 Table 264 Preset Measurement Cross Reference Table

With the exception of P4 (for which both preshoot and de-emphasis are 0.0 dB), it is not possible to obtain a direct measurement of Va and Vc, because these portions of the waveform are one UI wide and therefore subject to attenuation by the package and the breakout channel. Instead, the Va and Vc values are obtained by setting the DUT to a different preset value where the desired Va or Vc voltage occurs during the Vb interval.




Hence, the Vb interval for each preset value is obtained by measuring the PP voltage on the 64-ones/64-zeroes segment of the compliance pattern for the corresponding preset value. ISI and switching effects are minimized by restricting the portion of the curve over which voltage is measured to the last few UIs of each half cycle (UI 57-62 of 64-ones/64-zeroes). High frequency noise is mitigated by averaging over multiple readings until the PP noise over the area of interest is less than 2% of the magnitude of Vb.

- **1** This test requires the following pre-requisite test(s):
 - Full swing Tx voltage with no TxEQ
 - Obtain the measurement of Vb at preset number P4 (V_{TH-FS-NO-EQ})
- **2** Set the probe point to TX_3_0_P10.

- **3** Perform input signal scaling for display optimization and check the signal characteristics.
 - consist of the probe external scaling to cater for the signal de-embed option.
 - vertical auto-scaling of the input signal.
 - initialize FUNC1 as the differential source.
 - verify if the triggers exist.
 - verify that the signal pattern on each channel meets the Gen 3 compliance pattern.
- **4** Set up grid display settings on the oscilloscope and zoom to the 64-ones/64-zeroes segment of the compliance pattern.
- **5** Use the MATLAB function (DPSerialEye) to generate the clock recovery for the 64-ones/64-zeroes segment of the compliance pattern.
- **6** The MATLAB function does the following:
 - Search the pattern for the 64-ones/64-zeroes segment of the compliance pattern.
 - Generate an impulse signal for each segment of the signal that meets the pattern.
- **7** Set up the real time eye and fold the signal using the MATLAB generated signal as the clock recovery.
- 8 Measure the voltage level at UI 57-62 for each 64-ones/64-zeroes segment of the compliance pattern using the histogram.
- 9 Obtain the measurement of Vb at preset number P10.
- 10 Compute the de-emphasis at preset value P10.
- 11 Report the measurement of Vb during preset values P10 and P4.
- 12 Compare the de-emphasis value to the compliance test limits.

Table 4-16, PCI Express Base Specification rev3.0.

25 Transmitter (Tx) Tests, PCI-E 3.0



Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

26 Reference Clock Tests, PCI-E 3.0

Probing the Link for Reference Clock Compliance 453 Reference Clock Measurement Point 458 Running Reference Clock Tests 458

This section provides the Methods of Implementation (MOIs) for Reference Clock tests using a 90000X Series Infiniium oscilloscope, 1169A probes, and the PCI Express Automated Test Application.




Reference Clock Architectures

For PCI-E 3.0, there are two main reference clock architectures – common clock architecture and data clock architecture.

Common Clock Architecture

This section describes the common Refclk Rx architecture.




 $\begin{array}{l} H(s) = [H_1(s)e^{-sT} - H_2(s)]H_3(s) \quad \text{or} \\ H'(s) = [H_2(s)e^{-sT} - H_1(s)]H_3(s) \end{array} \right\} \text{ Need to compute both } \end{array}$

	0.01 dB Peaking	2.0 dB Peaking		0.01 dB Peaking	1.0 dB Peaking
BW _{PLL} (min) = 2.0 MHz	$\omega_{n1} = 0.448 \text{ Mrad/s} \\ \zeta_1 = 14$	$\omega_{n1} = 6.02 \text{ Mrad/s} \zeta_1 = 0.73$	BW _{PLL} (min) = 2.0 MHz	$\omega_{n2} = 0.448 \text{ Mrad/s}$ $\zeta_2 = 14$	$\omega_{n2} = 4.62 \text{ Mrad/s}$ $\zeta_2 = 1.15$
BW _{PLL} (max) = 4.0 MHz	$\begin{matrix} \omega_{n1}=0.896 \ Mrad/s \\ \zeta_1=14 \end{matrix}$	$\begin{matrix} \omega_{n1}=12.04 \text{ Mrad/s} \\ \zeta_1=0.73 \end{matrix}$	BW _{PLL} (max) = 5.0 MHz	$\omega_{n2} = 1.12 \text{ Mrad/s} \\ \zeta_2 = 14$	$\begin{matrix} \omega_{n2} = 11.53 \text{ Mrad/s} \\ \zeta_2 = 1.15 \end{matrix}$

A-0842

Data Clock Architecture

This section describes the data driving architecture.



A-0843

Probing the Link for Reference Clock Compliance

Reference Clock tests are done by connecting the device under test to a test fixture and probing the SMA connectors on the test fixture. To probe the reference clock link, you can:

• Use two 50-ohm coax cables with SMA male connectors, two precision 3.5 mm BNC to SMA male adapters (included with the oscilloscope), and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.

- Use two differential probe heads with two 1169A probe amplifiers (with the negative lead grounded for single-ended measurements) and the channel 1 and channel 3 inputs of an oscilloscope that has 20 GS/s sample rate available on two channels.
- Use one differential probe head with the 1169A probe amplifier and the channel 2 input of an oscilloscope that has 20 GS/s sample rate available on that channel.

When the link is broken and terminated into a 50 ohm load (by the test load), the Compliance Pattern defined in section 4.2.8 (Card Electromechanical Specification) will be transmitted.

	Probing Co	Probing Configurations		Captured Wa	Captured Waveforms		oscope cations
	Probing Method	Break Serial Link	Channels Used	Differential Mode	Common Mode	System Band Width	Rise* Time (20-80)
	Single-Ended SMA (2 x 50-Ohm SMA Cables)	Y	2	Pseudo	Yes	6 GHz	70 ps
DUT Connection	Single-Ended (2 x 1169A w/ Differential Probe Heads)	Y/N	2	Pseudo	Yes	6 GHz	70 ps
	Differential (1 x 1169A w/ Differential Probe Head)	Y/N	1	True	No	6 GHz	70 ps

Table 265 Probing Options for Reference Clock Testing

*Typical

Single-Ended SMA Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 – Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

This probing technique requires breaking the link and terminating into the 50 ohm/side termination into the oscilloscope. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Channel-to-Channel deskew is required using this technique because two channels are used.




Figure 120 Single-Ended SMA Probing using Channel 1 and Channel 3

Single-Ended Probing

The differential signal is created by the PCI Express Automated Test Application software from the math waveform Source 1 – Source 2. The Sources can be either channels 1 and 3 or channels 2 and 4. The Common mode measurements are also available in this configuration from the common mode waveform (Source 1 + Source 2)/2.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock. Place single-ended grounds as close to the signal line's reference ground as possible. Channel-to-Channel deskew is required using this probing technique because two channels are used.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 121 Single-Ended Probing

Differential Probing

The differential signal is measured directly by the differential probe head.

Make sure to probe equal distances from the reference clock, as close as possible to the reference clock.

This probing technique requires breaking the link and terminating into 50 ohm/side. While in this mode, the PCI Express SerDes will transmit the 640 bit Jitter test pattern designed to maximize data dependent jitter.

Only one channel of the oscilloscope is used.

For more information on the 1169A probe amplifier and differential probe heads, see Appendix B, "InfiniiMax Probing Options," starting on page 492.




Figure 122 Differential Probing

Reference Clock Measurement Point

The compliance test load for driver compliance is shown in Figure 4-25 of the Card Electromechanical Specification.




Figure 123 Driver Compliance Test Load

Running Reference Clock Tests

Start the automated testing application as described in "Starting the PCI Express Automated Test Application" on page 24. Then, when selecting tests, navigate to "Reference Clock Tests" in the "PCIE 3.0 Tests" group.

Note that selecting "SSC" or "Clean Clock" under Reference Clock on the Set Up page affects the number of tests that appear on the Select Tests page.




Figure 124 Selecting Reference Clock Tests when SSC is Selected




Figure 125 Selecting Reference Clock Tests when Clean Clock is Selected

Reference Clock, Clock Frequency (Common Clk)

Test Definition Notes from the Specification

 Table 266 Reference Clock, Clock Frequency (Common Clk) from Table 4-34 of the Base

 Specification: Parameters for Common Refclk Rx Architecture at 8.0 GT/s

Symbol	Description	Limits	Units	Comments
F _{refclk}	Refclk frequency	99.97 (min) 100.03 (max)	MHz	Before application of SSC.

Reference clock, clock frequency (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-34.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.

- verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the time scale to 5 ns.
- 6 Fit and display all sample data on the screen.
- 7 Enable jitter analysis so that measurements are made on all edges.
- **8** Measure the clock frequency.
- **9** Report the mean frequency.

Table 4-34, PCI Express Base Specification rev3.0.

Reference Clock, RMS Jitter (Common Clk)

Test Definition Notes from the Specification

 Table 267 Reference Clock, RMS Jitter (Common Clk) from Table 4-34 of the Base

 Specification: Parameters for Common Refclk Rx Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
T _{REFCLK-RMS-CC}	RMS Refclk jitter for common Refclk architecture	1.0 (max)	ps RMS

Reference clock, RMS jitter (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-34.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- **3** Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.

- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20 GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply the PLL filter using parameters for the common clock architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.
- 12 Report the peak-to-peak jitter.
- 13 Report the RMS jitter.

• Table 4-34, PCI Express Base Specification rev3.0.

Reference Clock, SSC Frequency Range (Common Clk)

Test Definition Notes from the Specification

 Table 268 Reference Clock, SSC Frequency Range (Common Clk) from Table 4-34 of the Base Specification: Parameters for Common Refclk Rx Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
F _{SSC}	SSC frequency range	30 (min) 33 (max)	kHz

Reference clock, SSC frequency range (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-34.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Measure the frequency of the jitter TREND on FUNC3. This is the frequency of the SSC.
- **10** Report the mean frequency.

Test References

Table 4-34, PCI Express Base Specification rev3.0.

Reference Clock, SSC Deviation (Common Clk)

Test Definition Notes from the Specification

 Table 269 Reference Clock, SSC Deviation (Common Clk) from Table 4-34 of the Base

 Specification: Parameters for Common Refclk Rx Architecture at 8.0 GT/s

Symbol	Description	Limits	Units	Comments
T _{SSC-FREQ-DEVIATION}	SSC deviation	+0.0/-0.5 (max)	%	See below Note.

NOTE: It is sufficient to define SSC deviation only without specifying anything about the shape of the modulation envelope. Envelopes with very large df/dt will fail the $T_{REFCLK-RMS-CC}$ parameter.

Reference clock, SSC deviation (common clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-34.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- 10 Measure Period_max, Period_min, and Period_average from FUNC3.
- 11 Report the measurement results.
- 12 Calculate SSC deviation% = (MaxPeriod MinPeriod)/MinPeriod * 100%

Test References

Table 4-34, PCI Express Base Specification rev3.0.

Reference Clock, Clock Frequency (Data Clk)

Test Definition Notes from the Specification

 Table 270 Reference Clock, Clock Frequency (Data Clk) from Table 4-35 of the Base

 Specification: Parameters for Data Clocked Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
F _{REFCLK}	Refclk frequency	99.97 (min) 100.03 (max)	MHz

Reference clock, clock frequency (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-35.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- 5 Set the time scale to 5 ns.
- 6 Fit and display all sample data on the screen.
- 7 Enable jitter analysis so that measurements are made on all edges.
- 8 Measure the clock frequency.
- **9** Report the mean frequency.

Test References

Table 4-35, PCI Express Base Specification rev3.0.

Reference Clock, RMS Jitter (Data Clk)

Test Definition Notes from the Specification

 Table 271 Reference Clock, RMS Jitter (Data Clk) from Table 4-35 of the Base Specification:

 Parameters for Data Clocked Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
T _{REFCLK-RMS-DC}	RMS Refclk jitter for data clocked architecture	1.0 (max)	ps RMS

Reference clock, RMS jitter (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-35.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.

- verify if the triggers exist.
- verify that the signal period is around 100 MHz.
- 3 Set the scale and offset of the input channels to their optimum values.
- **4** Set the Sample Rate to the values requested on the configuration page of the GUI.
- **5** Set the Memory Depth to 50M if available. If not available, set to the highest available memory depth.
- 6 Fit and display all sample data on the screen.
- 7 Use the "Clock Time Interval Error (TIE)" measurement on the scope (EZJit option) and the jitter TREND function.
- 8 Acquire the jitter TREND function data until the minimum number of UIs achieved. For example, at a sample rate of 20 GSa/s and a clock rate of 100 MHz, each UI takes up 200 points. Therefore, for a memory depth of 50M, each acquisition yields 250000 UIs. To achieve one million UIs, four acquisitions are required.
- 9 Stitch each acquired acquisition to make a continuous TIE data.
- **10** Use the MATLAB (PCIEMatlabFunction) function to analyze the TIE data.
- **11** The MATLAB function does the following:
 - Convert the time domain TIE data to the frequency domain.
 - Apply the PLL filter using parameters for the data clocked architecture.
 - Convert back the frequency domain TIE data to the time domain.
 - Compute the peak-to-peak jitter and RMS jitter.
- 12 Report the peak-to-peak jitter.
- **13** Report the RMS jitter.

• Table 4-35, PCI Express Base Specification rev3.0.

Reference Clock, SSC Frequency Range (Data Clk)

Test Definition Notes from the Specification

 Table 272 Reference Clock, SSC Frequency Range (Data Clk) from Table 4-35 of the Base

 Specification: Parameters for Data Clocked Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
F _{SSC}	SSC frequency range	30 (min) 33 (max)	kHz

Reference clock, SSC frequency range (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-35.

Test Procedure

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Measure the frequency of the jitter TREND on FUNC3. This is the frequency of the SSC.
- **10** Report the mean frequency.

Test References

Table 4-35, PCI Express Base Specification rev3.0.

Reference Clock, SSC Deviation (Data Clk)

Test Definition Notes from the Specification

 Table 273 Reference Clock, SSC Deviation (Data Clk) from Table 4-35 of the Base

 Specification: Parameters for Data Clocked Architecture at 8.0 GT/s

Symbol	Description	Limits	Units
T _{SSC-FREQ-DEVIATION}	SSC deviation	+0.0/-0.5 (max)	%


Reference clock, SSC deviation (data clk) is defined in PCI Express Base Specification rev3.0, Section 4.3.13, and Table 4-35.

- **1** Set the probe point to REFCLK_1_1.
- **2** Perform the input signal scaling for display optimization and check the signal characteristics.
 - vertical auto-scaling of the input signal.
 - initialize FUNC2 as the differential source.
 - verify if the triggers exist.
 - verify that the signal period is around 100 MHz.
- 3 Set up labels and grid display settings on the oscilloscope.
- 4 Set the scale and offset of the input channels to their optimum values.
- **5** Set the Sample Rate to 20E+6.
- 6 Set the Memory Depth to 10M.
- 7 Fit and display all sample data on the screen.
- 8 Use the "Clock PERIOD" measurement on the scope (EZJit option) and the jitter TREND function.
- **9** Use marker to indicate the upper and lower limits on FUNC3 (trend data of period measurements).
- 10 Measure Period_max, Period_min, and Period_average from FUNC3.
- **11** Report the measurement results.
- 12 Calculate SSC deviation% = (MaxPeriod MinPeriod)/MinPeriod * 100%

Test References


Table 4-35, PCI Express Base Specification rev3.0.

26 Reference Clock Tests, PCI-E 3.0



Part VIII Appendices





Α

Agilent N5393C PCI Express Automated Test Application Compliance Testing Methods of Implementation

Calibrating the Digital Storage Oscilloscope

Required Equipment for Calibration 470 Internal Calibration 471 Cable and Probe Calibration 477 Channel-to-Channel De-skew 486

This appendix describes the Agilent digital storage oscilloscope calibration procedures.

Required Equipment for Calibration

To calibrate the oscilloscope in preparation for running the PCI Express automated tests, you need the following equipment:

- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, qty = 2, (provided with the Agilent Infinium oscilloscope).
- Calibration cable.
- BNC shorting cap.

Figure 126 below shows a drawing of the above connector items.






Figure 126 Accessories Provided with the Agilent Oscilloscope

- 50-ohm Coax Cable with SMA Male Connectors 24-inch or less RG316/U or similar, qty = 2, matched length.
- SMA T-adapter.
- BNC to SMA male adapter, qty = 1.

Internal Calibration

This will perform an internal diagnostic and calibration cycle for the oscilloscope. For the Agilent oscilloscope, this is referred to as Calibration. This Calibration will take about 20 minutes. Perform the following steps:

- 1 Set up the oscilloscope with the following steps:
 - **a** Connect the keyboard, mouse, and power cord to the rear of the oscilloscope.
 - **b** If SigTest is being used on the oscilloscope, then connect a second monitor to the VGA connector located near the LAN port, on the rear of the oscilloscope.
 - c Plug in the power cord.
 - **d** Turn on the oscilloscope by pressing the power button located on the lower left of the front panel.
 - e Allow the oscilloscope to warm up at least 30 minutes prior to starting the calibration procedure in step 3 below.

- **2** Locate and prepare the accessories that will be required for the internal calibration:
 - a Locate the BNC shorting cap.
 - **b** Locate the calibration cable.
 - c Locate the two Agilent precision SMA/BNC adapters.
 - **d** Attach one SMA adapter to one end of the calibration cable hand tighten snugly.
 - **e** Attach the other SMA adapter to the other end of the calibration cable hand tighten snugly.
- **3** Referring to Figure 127 below, perform the following steps:
 - **a** Click on the Utilities>Calibration menu to open the Calibration window.




Figure 127 Accessing the Calibration Menu.

- **4** Referring to Figure 128 below, perform the following steps to start the calibration:
 - a Uncheck the Cal Memory Protect checkbox.
 - **b** Click the Start button to begin the calibration.




Figure 128 Oscilloscope Calibration Menu.

- **5** Follow the on-screen instructions:
 - **a** You will be prompted to disconnect everything from all the inputs, click the OK button.
 - **b** Then, you will be prompted to connect BNC shorting cap to a specified input. Install the BNC shorting cap by pressing it on the specified input BNC, and turning right. Click the OK button after moving the BNC cap to each specified channel.
 - **c** Then you will be prompted to connect the calibration cable with SMA adapters between the Aux Out and a specified input, as shown in the example in Figure 129 below. Install the SMA adapter by pressing it on input BNC, and hand tightening the outer ring turning right. Click the OK button after connecting the cable as prompted.




Figure 129 Calibration Cable Connection Example.

- **d** Early during the calibration of channel 1, you will be prompted to perform a Time Scale Calibration, as shown in Figure 130 below.
- e Click on the Default button to continue the calibration, using the Factory default calibration factors.
- f When the calibration procedure is complete, you will be prompted with a Calibration Complete message window. Click the OK button to close this window.

Calibratior	n						
Aux Output Probe Comp		Calibration Status: Calibration ∆Temp: Calibration Date: Time Scale Cal ∆Temp: Time Scale Cal Date:	Calibrated 0°C 3 NOV 2003 10:01:32 0°C 3 NOV 2003 10:01:32		Close Help \?		
🗖 Cal I	ime Scale Calibration	Calibration Progress:					
Star	Calibration requires a 10 MHz Max Time Scale Error = F	Calibrate	ון				
	Use existing calibration factors. Max Time Scale Error = Reference Signal Error + 0.1 ppm						
	Load factory default values. Max Time Scale Error = 0).6 ppm		Default			
				Help			
_	Clic	k Default					
		Probe calibration is acce	ssed via the Channel Dialogs				

Figure 130 Time Scale Calibration Menu.

- 6 Referring to Figure 131 below, perform the following steps:
 - **a** Confirm that the Vertical and Trigger Calibration Status for all Channels passed.
 - **b** Click the Close button to close the calibration window.
 - ${\bf c}$ The internal calibration is completed.
 - d Read NOTE below.




Figure 131 Calibration Status Screen.

NOTE

These steps do not need to be performed every time a test is run. However, if the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, this calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

Cable and Probe Calibration

Perform a 50-ohm direct-coupled input calibration for the SMA interface of channel 1 and channel 3. This calibration compensates for gain, offset, and skew errors in cables and probes. Perform the following steps.

- 1 Referring to the Figure 132 below, perform the following steps:
 - **a** Locate and connect one of the Agilent precision SMA adapters to the Channel 1 oscilloscope input.
 - **b** Locate and connect the other Agilent precision SMA adapter to the Channel 3 oscilloscope input.
 - **c** Locate and connect one end of one of the RG-316 cables to the SMA adapter on Channel 1.
 - **d** Locate and connect one end of the other RG-316 cable to the SMA adapter on Channel 3.
 - **e** Locate and connect the non-Agilent SMA/BNC adapter to the Aux Out BNC on the oscilloscope.
 - f Connect the other end of the cable attached to Channel 1 to the SMA adapter on the Aux Out.




Figure 132 Vertical Input Calibration Connections (Cable on Channel 3 not shown).

- 2 Referring to Figure 133 below, perform the following steps:
 - **a** Click on the Setup>Channel 1 menu to open the Channel Setup window.
 - **b** Click the Probes button in the Channel Setup window, to open the Probe Setup window.

File	Control	Setup	Measure	Analyze	Utilities	Help			12:23	3 PM
	20.0 GSa/	′s 20.0	kpts 📕				2		n è	_
	0 🖸	1.00 V/	AN 2	De la compañía de la comp		3 ^{On}	(1) On		
1										
	Chan	nel Setup		×						
	0	0 8 4)			Click Setup	\rightarrow Char	nnel 1		
t t		Chan	nel 1	Close						
TF				Help N ?	+					
174	Sca	ale 10 V/	~							
ŢŢŢ	Offs				-					
n		12								đ1.
	Ske	ew			+	Click here	for Prob	e		
<u>[</u> _]ิโ)s	▲ 0 ►			Setup Men	iu			
<mark>t</mark> ∵ft	Lab			Probes						
		On 1		Trigger	++					
More (1 of 2)										
Delete All					+					
	T [•	B	100 ns/	<u>م م</u>	.0 s	▲ 0 ▶	T 0.0 V		Ū

Figure 133 Channel Setup Window.

- **3** Referring to Figure 134 below, perform the following steps:
 - **a** Click the Configure Probing System button, and then click on User Defined Probes.




Figure 134 Probe Setup Window.

- 4 Referring to Figure 135 below, perform the following steps:
 - **a** Click on the Calibrate Probe button to open the Probe Calibration window.

File	Control	Setup	Measure	Analyze	Utilities	Help	12:53 PM
Probe	Setup						×
0	Jser Defined F	Probe 2	No Probe	🔒 No F	robe	🛾 🜒 No Probe	, Ľ
	Configure Pr	obing Syste	em	Calibrate P	robe		Close
	Attenu 1.0000 Rati <u>P</u> <u>Calibratia</u> Atten Ca Skew Ca		cibel			Click Here	Help N?

Figure 135 User Defined Probe Window.

- **5** Referring to Figure 136 below, perform the following steps:
 - a Select the Calibrated Atten/Offset Radio Button
 - **b** Click the Start Atten/Offset Calibration Button to open the Calibration window.

Probe Calibration		×
User Defined Probe 2 No Probe	🚯 No Probe 🛛 🗿 No Prob	e
Please allow 15 minutes for probe warmup before starting calibration. Attenuation/Offset Calibration Value O Default Atten/Offset G Calibrated Atten/Offset Start Atten/Offset Calibration	Select Calibrated Atten/Offset Default Skew No Skew Calibrated Skew Start Skew Calibration	Close
User Defined Probe	Then Click Here	
Atten/Offset Calibration Status Default Atten 1.0:1 Calibrated Atten Not Calibrated (Using Skew Calibration Status Not Calibrated (Using default skew)	g default values)	


Figure 136 Probe Calibration Window.

- 6 Referring to Figure 137 shown below, perform the following steps:
 - **a** Ignore the instructions shown in the dialog box.
 - **b** Click the OK button on the Calibration window.
 - c The calibration should complete in about 10 seconds.

Calibration	
Please connect Channel 1 probe tip to calibrator output, Aux Out BNC, or E2655A PV/Deskew fixture. For differential probes connect the reinput to the signal ar ground.	OK Cancel

Figure 137 Calibration Window.

- 7 Referring to Figure 138 below, perform the following steps:
 - a Click OK to close the Probe Calibration Done window.





- 8 Referring to Figure 139 below, perform the following steps:
 - **a** Select the Calibrated Skew Radio button in the Probe Calibration window
 - **b** Click the Start Skew Calibration button

obe Calibration			×
🚺 User Defined Probe 🛛 🛛 No Probe	3 No Probe	🚺 🚺 No	Probe
Please allow 15 minutes for probe warmup before starting calibration.			Close
Attenuation/Offset Calibration Value	- Skew Calibration Va		
C Default Atten/Offset	🔘 Default Skew	Select Cali	ibrated Skew
Calibrated Atten/Offset	O No Skew		
Start Atten/Offset Calibration	Calibrated Skew		
	Start Skew I	Calibration	
User Defined Probe		\sum	
Atten/Offset Calibration Status		Then Click	Here
Default Atten 1.0:1 Calibrated Atten 1.0:1 29 JAN 20	04 13:07:46		
Skew Calibration Status			
Not Calibrated (Using default skew)			

Figure 139 Probe Calibration Window.

- **9** Referring to Figure 140 shown below, perform the following steps:
 - a Ignore the instructions shown in the dialog box.
 - **b** Click the OK button on the Calibration window.
 - c The calibration should complete in about 10 seconds.




Figure 140 Calibration Window.

- 10 Referring to Figure 141 below, perform the following steps:
 - a Click OK to close the Probe Calibration Done window.

Probe Calibration Done	
Probe calibration successful.	ок
Click to close this window	

Figure 141 Calibration Window.

- 11 Referring to Figure 142 below, perform the following steps:
 - **a** Click the Close button to close this window.

robe Calibration		×
1 User Defined Probe 2 No Probe	3 No Probe	🕘 No Probe
Please allow 15 minutes for probe warmup before starting calibration. Attenuation/Offset Calibration Value O Default Atten/Offset Calibrated Atten/Offset Start Atten/Offset Calibration	P Skew Calibration Value Default Skew No Skew Calibrated Skew Start Skew Calibratic Click Close	Close Help \?
Atten/Offset Calibration Status		
Default Atten 1.0:1 Calibrated Atten 1.0:1 30 JAN 20	004 13:32:01	
Skew Calibration Status		
Calibrated	30 JAN 2004 13:32:11	

Figure 142 Calibration Window.

- 12 Referring to Figure 143 below, perform the following steps:
 - a Click on the Channel 3 tab.




Figure 143 Calibration Window.

- 13 Referring to Figure 132 on page 477, perform the following steps:
 - **a** Disconnect the RG-316 cable connected to the SMA adapter on the Aux Out.
 - **b** Connect the other end of the RG-316 cable connected to the SMA adapter on Channel 3, to the SMA adapter on the Aux Out.
- 14 Repeat steps 3 through 11 of this section to calibrate the cable on Channel 3.
- **15** Click the Close button on the Probe Setup window (Figure 143) to close this window.
- 16 Click the Close button on the Channel Setup window (Figure 133 on page 478) to close this window.
- 17 The Cable and Probe calibration is complete.
- 18 Read the NOTE below.

NOTE

Each cable is now calibrated for the oscilloscope channel it is connected to. Do not switch cables between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the cables be labeled with the channel they were calibrated for.

Channel-to-Channel De-skew

This procedure ensures that the timing skew errors between channel 1 and channel 3 are minimized. Perform the following steps:

- 1 Referring to Figure 144 below, perform the following steps:
 - **a** Do not disconnect the RG-316 cables from either the Channel 1 or Channel 3 SMA adapters.
 - **b** If not already installed, install the non-Agilent SMA adapter on the oscilloscope Aux Out.
 - c Disconnect any cable connected to the SMA adapter on the Aux Out.
 - **d** Locate and connect the middle branch of the SMA Tee to the SMA adapter on the Aux Out BNC.
 - e Connect the far end of the cable from the Channel 1 SMA adapter, to one branch of the SMA Tee on the Aux Out.
 - f Connect the far end of the cable from the Channel 3 SMA adapter, to the other branch of the SMA Tee on the Aux Out.




Figure 144 De-skew Connection.

- 2 Referring to Figure 145 below, perform the following steps:
 - a Select the File>Load>Setup menu to open the Load Setup window.
 - b Navigate to the directory location that contains the INF_SMA_Deskew.set setup file. If the setup file is not available, it can be created by following the instructions in Appendix C, "INF_SMA_Deskew.set Setup File Details".
 - c Select the INF_SMA_Deskew.set setup file by clicking on it.
 - \boldsymbol{d} Click the Load button to configure the oscilloscope from this setup file.

File <u>Control</u>	Setup	Measure	Analyze	Utilities	Help		2:26 PM
Load Set	up						<u> </u>
) setups		1.	Click File →	Load \rightarrow S	etup
My Br	ecent 🛛	DISCDETE.set	.set		RESUM2&3.set		
		SFSUpstream.se HCHRP2&3.set	et i		2. Then fin INF_SMA		
		INF_PCIE_SMA		o.set	setup3.set setup4.set setup5.set setup6.set	3. Then c to load se	
<mark>,∫,1</mark> ,∭ ∫,1 My Con		DLSDownstream LSUpstream.se PACKPARA.set	t		setup7.set setup8.set setup9.set SOFCHP2&3.set		
More My Ne (1 of 2) Play Delete	ces	le name: les of type:	INF_SMA_D Setup Files ([′] Load Cancel
		e u	100 ns/	₀~ <mark>- u</mark> u	Keyboar s	rd	Help

Figure 145 Load De-skew Setup.

The oscilloscope display should look similar to Figure 146 below. A falling edge of the square wave is shown in a 200 ps/div horizontal scale. The upper portion of the screen shows channel 1 (yellow trace) and channel 3 (purple trace) superimposed on one another. The lower portion of the screen is the differential signal (green trace) of channel 1 minus channel 3. The top two traces provide for visual inspection of relative time skew between the two channels. The bottom trace provides for visual presentation of unwanted differential mode signal resulted from relative channel skew (and to a much lesser extent from other inevitable channel mismatch parameters like gain and non-linearity). Figure 146 is an example of exaggerated skew between channel 1 and channel 3, measured to be about 50 ps with the cursor.



Figure 146 Channel Skew.

Figure 147 below shows the desired effect of no skew between the cables. Note that the channel 1 (yellow trace), channel 3 (purple trace) traces overlap, and the differential signal (green trace) is flat. If this is not the case, then perform the following steps to reduce the skew between channels 1 and 3.



Figure 147 Skew Minimized.

- **3** Referring to Figure 148, perform the following steps to de-skew the channels:
 - a Click on the Setup>Channel 1 menu to open the Channel Setup window.
 - **b** Move the Channel Setup window to the left so you can see the traces.
 - **c** Adjust the Skew by clicking on the < or > arrows, to achieve the flattest response on the differential signal (green trace).
 - d Click the Close button on the Channel Setup window to close it.
 - e The de-skew operation is complete.
 - f Disconnect the cables from the Tee on the Aux Out BNC. Leave the cables connected to the Channel 1 and Channel 3 inputs.
 - g Read the NOTE below.




Figure 148 De-skewing Procedure.

NOTE

Each cable is now calibrated for the oscilloscope channel it is connected to. Do not switch cables between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the cables be labeled with the channel they were calibrated for.






Figure 149 1134A InfiniiMax Probe Amplifier



Figure 150 1134A Probe Amplifier and E2675A Differential Browser Probe Head

Agilent recommends 1169A or 1134A probe amplifiers. PCI Express 2.0 requires minimum of 1169A probe amplifiers. Agilent also recommends either the E2677A differential solder-in probe head or the E2675A differential browser probe head.

The differential solder-in probe head (E2677A) is recommended for highest signal fidelity while the differential browser probe head (E2675A) may be used for probing convenience.





Figure 151 Recommended Probe Heads for the PCI Express Testing

Probe Head	Model Number	Differential Measurement (BW, input C, input R)	Single-Ended Measurement (BW, input C, input R)
Differential browser	E2675A	6 GHz, 0.32 pF, 50 kOhm	6 GHz, 0.57 pF, 25 kOhm
Differential solder-in	E2677A	7 GHz, 0.27 pF, 50 kOhm	7 GHz, 0.44 pF, 25 kOhm

7 GHz, 0.34 pF, 50 kOhm

 Table 274 Probe Head Characteristics

Differential socket

E2678A

7 GHz, 0.56 pF, 25 kOhm



If the INF_SMA_Deskew.set file is not available, you can create it by following these instructions.

1 Start from a default setup by pressing the Default Setup key on the front panel. Then configure the following settings:

Acquisition	Averaging on number of averages 16 Interpolation on
Channel 1	Scale 100.0 mV/ Offset –350mV Coupling DC Impedance 50 Ohms
Channel 3	Turn Channel On; Scale 100.0 mV/ Offset –350m V Coupling DC Impedance 50 Ohms
Time base	Scale 200 ps/sec
Trigger	Trigger level –173mV Slope falling
Function 2	Turn on and configure for channel 1 subtract channel 3, Vertical scale 50 mV/ Offset 100.000 mV



C INF_SMA_Deskew.set Setup File Details

Index

Numerics

50-ohm coax cable with SMA male connectors, 3, 471
50-ohm coax cables with SMA male connectors, 32, 98, 114, 186, 254, 346, 390, 453

A

add-in card (Tx) tests, 73, 301 Add-In card tests, 161, 231 add-in card tests, 77, 305 Add-In Card Tx compliance tests, 157, 227 Eve-Width, 167, 235 Median to Max Jitter, 166, 234 Peak Differential Output Voltage, 169, 236 Template Tests, 164, 233 Unit Interval, 162, 232 Add-In Card Tx, Eye-Width, 81, 313 Add-In Card Tx, Maximum Deterministic Jitter, 318 Add-In Card Tx, Median to Max Jitter, 79, 310 Add-In Card Tx, Peak Differential Output Voltage, 82, 310 Add-In Card Tx, RMS Random Jitter, 316 Add-In Card Tx, Template Tests, 78, 307 Add-In Card Tx, Unit Interval, 77, 305

B

BNC shorting cap, 470 BNC to SMA male adapter, 3, 470, 471

C

cable and probe calibration, 477 calibrating the oscilloscope, 470 calibration cable. 470 CBB (compliance base board), 74, 158, 228, 302 CBB active probing option, 76, 160, 230 CBB SMA probing option, 75, 159, 229, 303 channel de-skew, 486 clock recovery, 27 common mode voltage tests, 48, 60, 131, 144, 203.214 compliance base board, 74, 158, 228, 302 compliance pattern, 32, 98, 114, 186, 254, 346, 390, 454 configure, 25 connect, 25

D

de-skew, channel-to-channel, 486

E

E2688A serial data analysis and clock recovery. 3 ExpressCard host Tx tests, 377 ExpressCard Host Tx, Eye-Width, 382 ExpressCard Host Tx, Median to Max Jitter, 381 ExpressCard Host Tx, Peak Differential Output Voltage, 384 ExpressCard Host Tx, Template Tests, 379 ExpressCard Host Tx, Unit Interval, 378 ExpressCard module Tx tests, 369 ExpressCard Module Tx, Eye-Width, 374 ExpressCard Module Tx, Median to Max Jitter, 373 ExpressCard Module Tx, Peak Differential Output Voltage, 376 ExpressCard Module Tx, Template Tests, 371 ExpressCard Module Tx, Unit Interval, 370 ExpressCard tests, 369

Η

HTML report, 25

in this book, 4 INF_SMA_Deskew.set setup file, 494 internal calibration, 471

K

keyboard, 3,470

Μ

motherboard testing, 85, 172, 240, 323 mouse, 470

Ν

N5393C PCI Express automated test application, 3

Ρ

PCI Express automated testing—at a glance, 3 precision 3.5 mm BNC to SMA male adapter, 3, 98, 114, 186, 346, 453, 470 precision 3.5 mm BNC to SMA male adapters, 32, 254, 390 probe and cable calibration, 477 probing the link for add-in card compliance, 158, 228 reference clock compliance, 98, 346, 453 Rx compliance, 146, 216 system board compliance, 172, 240 Tx compliance, 114, 141, 186, 211 probing the link for add-in card compliance, 74, 302 probing the link for Rx compliance, 62, 284 probing the link for system board compliance, 85, 323 probing the link for Tx compliance, 32, 57, 254, 390

R

receiver (Rx) tests, 61, 283 receiver tests, 65, 287 Reference clock tests, 102, 351, 458 Average Clock Period, 110, 359 compliance test load, 102, 351, 458 Differential Input High Voltage, 108, 357, 462, 466 Differential Input Low Voltage, 109, 358, 463 Duty Cycle, 112, 360 Falling Edge Rate, 107 Phase Jitter, 103, 352, 459, 463 Rising Edge Rate, 105, 354, 460, 464 report, 25 required equipment and software, 3 required equipment for calibration, 470 resistor terminations for lanes without SMA probing, 86, 173, 241 results, 25 run tests, 25 runnina add-in card tests, 161, 231 common mode voltage tests, 128, 143, 199, 213 receiver tests, 149, 219 reference clock tests, 102, 351, 458 signal quality tests, 118, 141, 190, 211 system board tests, 174, 242 running add-in card tests, 77, 305

Index

running common mode voltage tests, 44, 59, 261, 397 running receiver tests, 65, 287 running signal quality tests, 36, 57, 258, 394 running system board tests, 87, 325 Rx compliance tests, 145, 149, 215, 219 AC Peak Common Mode Input Voltage, 155, 225 Eye-Width, 152, 222 Median to Max Jitter, 151, 221 Peak Differential Output Voltage, 154, 224 Template Test, 150, 220 Unit Interval, 149, 219 Rx, AC Peak Common Mode Input Voltage, 71 Rx, Eye-Width, 68 Rx, Maximum Deterministic Jitter, 296 Rx, Median to Max Jitter, 67 Rx, Peak Differential Output Voltage, 70, 291 Rx, RMS Random Jitter, 293 Rx. Template Test. 66, 289 Rx, Total Jitter at BER-12, 298 Rx, Unit Interval, 65, 287

S

select tests, 25 signal quality load board, 74, 85, 158, 172, 228.240.323 signal quality tests, 36, 57, 118, 141, 190, 211 SMA probing option, 86, 172, 240, 324 SMA T-adapter, 471 starting the PCI Express automated test application, 21, 24 Stitch Method configuration setting, 103 system board (Tx) tests, 85, 323 system board tests, 87, 174, 242, 325 System Board Tx compliance tests, 171, 239 Eye-Width, 179, 247 Median to Max Jitter, 178, 246 Peak Differential Output Voltage, 180, 248 Template Tests, 176, 244 Unit Interval, 175, 243 System Board Tx, Eye-Width, 92, 333 System Board Tx, Median to Max Jitter, 90, 330 System Board Tx, Peak Differential Output Voltage, 93, 335 System Board Tx, Template Tests, 89, 327 System Board Tx, Unit Interval, 88, 325

T

Transition Time Threshold configuration setting, 263
Tx compliance test load, 36, 57, 258, 394
Tx compliance tests Avg DC Common Mode Output Voltage, 134, 205
DC Common Mode Line Delta, 136, 206
DC Common Mode Output Voltage Variation, 137, 207

De-emphasized Voltage Ratio, 130, 201 Eve-Width, 125, 143, 196, 212 load, 118, 141, 190, 211 Median to Max Jitter, 123, 143, 194, 212 Peak Differential Output Voltage, 127, 143, 198.213 Rise/Fall Time, 128, 143, 199, 213 RMS AC Peak Common Mode Output Voltage, 132, 204 Template Tests, 121, 142, 193, 212 Unit Interval, 120, 141, 192, 211 Tx, Average DC Common Mode Output Voltage, 267, 401 Tx, Avg DC Common Mode Output Voltage, 50 Tx, DC Common Mode Line Delta, 51, 269, 404, 414 Tx, DC Common Mode Output Voltage Variation, 52 Tx, Deemphasized Voltage Ratio, 46, 265, 399 Tx, Deterministic Jitter > 1.5 MHz, 270, 406 Tx, Eye Width, 277 Tx, Eye-Width, 41, 59 Tx, Median to Max Jitter, 40, 59 Tx, Peak Differential Output Voltage, 43, 59, 279 Tx. Rise/Fall Time, 44, 59, 261, 397 Tx, RMS AC Peak Common Mode Output

- Voltage, 48 Tx, RMS Jitter, 273, 408, 409, 411, 412
- Tx. Template Tests, 261, 275, 397, 409, 411,
- 412
- Tx, Unit Interval, 259, 395